Back bias impact on effective mobility of p-type nanowire SOI MOSFETs

被引:0
|
作者
Paz, Bruna Cardoso [1 ]
Casse, Mikael [2 ]
Barraud, Sylvain [2 ]
Reimbold, Gilles [2 ]
Vinet, Maud [2 ]
Faynot, Olivier [2 ]
Pavanello, Marcelo Antonio [1 ]
机构
[1] Ctr Univ FEI, Dept Elect Engn, Sao Bernardo Do Campo, Brazil
[2] Univ Grenoble Alpes, CEA, LETI, F-38000 Grenoble, France
基金
巴西圣保罗研究基金会;
关键词
nanowire; SOI; back bias; mobility; tridimensional numerical simulations; TRI-GATE; EXTRACTION; PERFORMANCE; TRIGATE;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this work we investigated the impact of back bias on the effective mobility of p-type Omega-gate nanowire SOI MOSFETs. Evaluation is performed through both measurements and 3D numerical simulations. Electrostatic potential, electric field and holes density are studied through simulations to explain transconductance degradation with back bias increase. Holes mobility linear dependence on back bias is found to be related to the inversion channel density and its position along the silicon thickness. Besides, this work also sheds light on the dependence of the drain current in vertically stacked NW with back bias, as its behavior is determined by the bottom Omega-gate level.
引用
收藏
页数:4
相关论文
共 50 条
  • [1] Impact of substrate bias on the mobility of n-type Ω-gate SOI nanowire MOSFETs
    Bergamaschi, Flavio Enrico
    Barraud, Sylvain
    Casse, Mikael
    Vinet, Maud
    Faynot, Olivier
    Paz, Bruna Cardoso
    Pavanelloa, Marcelo Antonio
    2019 34TH SYMPOSIUM ON MICROELECTRONICS TECHNOLOGY AND DEVICES (SBMICRO 2019), 2019,
  • [2] Impact of Schottky contacts on p-type back enhanced SOI MOSFETs
    Yojo, Leonardo S.
    Rangel, Ricardo C.
    Sasaki, Katia R. A.
    Ortiz-Conde, Adelmo
    Martino, Joao A.
    SOLID-STATE ELECTRONICS, 2020, 169
  • [3] Carrier Mobility Variation Induced by the Substrate Bias in Ω-gate SOI Nanowire MOSFETs
    Bergamaschi, F. E.
    Ribeiro, T. A.
    Paz, B. C.
    de Souza, M.
    Barraud, S.
    Casse, M.
    Vinet, M.
    Faynot, O.
    Pavanello, M. A.
    2019 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2019,
  • [4] Full Band Calculations of Low-field Mobility in p-type Silicon Nanowire MOSFETs
    Neophytou, Neophytos
    Stanojevic, Zlatan
    Kosina, Hans
    2013 18TH INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2013), 2013, : 81 - 84
  • [5] On the mobility behavior in highly doped junctionless nanowire SOI MOSFETs
    Rudenko, T.
    Yu, R.
    Barraud, S.
    Cherkaoui, K.
    Razavi, P.
    Fagas, G.
    Nazarov, A. N.
    FUNCTIONAL NANOMATERIALS AND DEVICES VII, 2014, 854 : 35 - +
  • [6] Electron mobility in heavily doped junctionless nanowire SOI MOSFETs
    Rudenko, T.
    Nazarov, A.
    Yu, R.
    Barraud, S.
    Cherkaoui, K.
    Razavi, P.
    Fagas, G.
    MICROELECTRONIC ENGINEERING, 2013, 109 : 326 - 329
  • [7] Simulation Study of Germanium p-Type Nanowire Schottky Barrier MOSFETs
    Lee, Jaehyun
    Shin, Mincheol
    IEEE ELECTRON DEVICE LETTERS, 2013, 34 (03) : 342 - 344
  • [8] Impact of back-gate bias on the hysteresis effect in partially depleted SOI MOSFETs
    Luo Jie-Xin
    Chen Jing
    Zhou Jian-Hua
    Wu Qing-Qing
    Chai Zhan
    Yu Tao
    Wang Xi
    CHINESE PHYSICS B, 2012, 21 (05)
  • [9] Impact of back-gate bias on the hysteresis effect in partially depleted SOI MOSFETs
    罗杰馨
    陈静
    周建华
    伍青青
    柴展
    余涛
    王曦
    Chinese Physics B, 2012, 21 (05) : 477 - 482
  • [10] Cryogenic Operation of Ω-Gate p-type SiGe-on-Insulator Nanowire MOSFETs
    Paz, Bruna Cardoso
    Pavanello, Marcelo Antonio
    Casse, Mikael
    Barraud, Sylvain
    Reimbold, Gilles
    Vinet, Maud
    Faynot, Olivier
    2018 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS), 2018, : 69 - 72