Open-Source RISC-V Processor IP Cores for FPGAs - Overview and Evaluation

被引:0
|
作者
Hoeller, Roland [1 ]
Haselberger, Dominic [1 ]
Ballek, Dominik [1 ]
Roessler, Peter [1 ]
Krapfenbauer, Markus [2 ]
Linauer, Martin [2 ]
机构
[1] Univ Appl Sci Technikum Wien, Dept Elect Engn, Hochstadtpl 6, A-1200 Vienna, Austria
[2] Kapsch TrafficCom AG, Europl 2, A-1120 Vienna, Austria
关键词
Field Programmable Gate Arrays; Programmable System-on-Chip; Open-Source CPU Cores; RISC-V; IP Core;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Advances in semiconductor miniaturization are an important driver for Field Programmable Gate Arrays (FPGAs) since their invention in the 1980s. The increasing number of available on chip logic resources on one hand and on the other hand a decrease in part costs let the FPGA market grow steadily in recent years. It comes thus at no surprise that more and more microprocessors are integrated into programmable logic devices as they represent the central functionality in many digital systems. In parallel to these technological developments the open-source hardware community grew steadily in the last two decades. More than hundred open-source CPU cores can thus be found and selecting a core for a design project has to be done with care. In this work we thus want to focus on open-source 32-bit CPU IP cores suitable for FPGAs and which support the upcoming free and open RISC-V instruction set architecture that has some interesting advantages when compared to commercial CPU cores (as will be outlined in the paper). An overview on available projects and activities will be given and evaluation results for a selection of cores will be presented.
引用
收藏
页码:122 / 127
页数:6
相关论文
共 50 条
  • [41] CFIEE: An Open-Source Critical Metadata Extraction Tool for RISC-V Hardware-Based CFI Schemes
    Li, Wenxin
    Wang, Weike
    Li, Senyang
    ELECTRONICS, 2024, 13 (09)
  • [42] Investigation on the optimal pipeline organization in RISC-V multi-threaded soft processor cores
    Olivieri, Mauro
    Cheikh, Abdallah
    Cerutti, Gianmarco
    Mastrandrea, Antonio
    Menichelli, Francesco
    2017 FIRST NEW GENERATION OF CAS (NGCAS), 2017, : 45 - 48
  • [43] Performance Evaluation of Various RISC Processor Systems: A Case Study on ARM, MIPS and RISC-V
    Liu, Yu
    Ye, Kejiang
    Xu, Cheng-Zhong
    CLOUD COMPUTING, CLOUD 2021, 2022, 12989 : 61 - 74
  • [44] Atalanta: Open-Source RISC-V Microcontroller for Rust-Based Hard Real-Time Systems
    Nurmi, Antti
    Lindgren, Per
    Kalache, Abdesattar
    Lunnikivi, Henri
    Hamalainen, Timo D.
    ARCHITECTURE OF COMPUTING SYSTEMS, ARCS 2024, 2024, 14842 : 316 - 330
  • [45] Implementation of DNN on a RISC-V Open Source Microprocessor for IoT devices
    Cai, Jingyong
    Takemoto, Masashi
    Nakajo, Hironori
    2018 IEEE 7TH GLOBAL CONFERENCE ON CONSUMER ELECTRONICS (GCCE 2018), 2018, : 295 - 299
  • [46] Coyote: An Open Source Simulation Tool to Enable RISC-V in HPC
    Perez, Borja
    Fell, Alexander
    Davis, John D.
    PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 130 - 135
  • [47] An open-source and GUI-capable RISC-V computer system on a low-end FPGA board
    Kise, Kenji
    2023 IEEE 16TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP, MCSOC, 2023, : 23 - 30
  • [48] RVfplib: A Fast and Compact Open-Source Floating-Point Emulation Library for Tiny RISC-V Processors
    Perotti, Matteo
    Tagliavini, Giuseppe
    Mach, Stefan
    Bertaccini, Luca
    Benini, Luca
    EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, SAMOS 2021, 2022, 13227 : 16 - 32
  • [49] RISC-V AMS VP: An Open Source Evaluation Platform for Cyber-Physical Systems
    Ahmadi-Pour, Sallar
    Herdt, Vladimir
    Drechsler, Rolf
    PROCEEDINGS OF THE 2021 FORUM ON SPECIFICATION & DESIGN LANGUAGES (FDL), 2021,
  • [50] System Model Evaluation of RISC-V Cores for improved performance and fault tolerance
    Jose, Tom
    Shankar, Deepak
    2023 IEEE SPACE COMPUTING CONFERENCE, SCC, 2023, : 86 - 91