Investigation on the optimal pipeline organization in RISC-V multi-threaded soft processor cores

被引：12

作者：

Olivieri, Mauro ^{[1
]}

Cheikh, Abdallah ^{[1
]}

Cerutti, Gianmarco ^{[1
]}

Mastrandrea, Antonio ^{[1
]}

Menichelli, Francesco ^{[1
]}

机构：

[1] Sapienza Univ Rome, DIET, Rome, Italy

来源：

2017 FIRST NEW GENERATION OF CAS (NGCAS) | 2017年

关键词：

D O I：

10.1109/NGCAS.2017.61

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

FPGA-synthesizable soft-processor cores are commonly used in many digital system applications with low medium production volume, to control heterogeneous dedicated computational units and I/O units. In such contexts, the inherently multi-tasking nature of the processor operation demands for a cost-effective and energy-efficient multi-threaded execution, either as multi-core architecture or multi-threaded single-core. This work presents an experimental exploration of microarchitecture design solutions for multi-threaded soft processor core implementations on FPGA. We report detailed quantitative results on resource utilization, performance and energy efficiency of the different solutions, varying the pipeline organizations, thread pool size, active thread count and voltage.

引用

页码：45 / 48

页数：4

共 40 条

[1] Impact of Microarchitectural Differences of RISC-V Processor Cores on Soft Error Effects
Cho, Hyungmin
IEEE ACCESS, 2018, 6 : 41302 - 41313
[2] Design and Verification Environment for RISC-V Processor Cores
Oleksiak, Adrian
Cieslak, Sebastian
Marcinek, Krzysztof
Pleskacz, Witold A.
PROCEEDINGS OF THE 2019 26TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (MIXDES 2019), 2019, : 206 - 209
[3] Preventing Soft Errors and Hardware Trojans in RISC-V Cores
University of Twente, Enschede, Netherlands
不详
不详
不详
不详
Proc. IEEE Int. Symp. Defect Fault Toler. VLSI Nanotechnol. Syst., DFT,
[4] A Soft RISC-V Vector Processor for Edge-AI
Chander, V. Naveen
Varghese, Kuruvilla
2022 35TH INTERNATIONAL CONFERENCE ON VLSI DESIGN (VLSID 2022) HELD CONCURRENTLY WITH 2022 21ST INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (ES 2022), 2022, : 263 - 268
[5] An Efficient Instruction Fetch Architecture for a RISC-V Soft Processor on an FPGA
Miyazaki, Hiromu
Miura, Junya
Kise, Kenji
PROCEEDINGS OF THE 10TH INTERNATIONAL SYMPOSIUM ON HIGHLY EFFICIENT ACCELERATORS AND RECONFIGURABLE TECHNOLOGIES (HEART), 2019,
[6] A Design of Multi-threaded Shader Processor with Dual-Phase Pipeline Architecture
Lee, Kwang-Yeob
Park, Tae-Ryoung
Kwak, Jae-Chang
Koo, Yong-Seo
2009 FIRST INTERNATIONAL CONFERENCE ON ADVANCES IN MULTIMEDIA, 2009, : 121 - +
[7] Open-source IP cores for space: A processor-level perspective on soft errors in the RISC-V era
Di Mascio, Stefano
Menicucci, Alessandra
Gill, Eberhard
Furano, Gianluca
Monteleone, Claudio
COMPUTER SCIENCE REVIEW, 2021, 39
[8] Impact of Microarchitectural Differences of RISC-V Processor Cores on Soft Error Effects (vol 6, pg 41302, 2018)
Cho, Hyungmin
IEEE ACCESS, 2019, 7 : 35034 - 35034
[9] Open-Source RISC-V Processor IP Cores for FPGAs - Overview and Evaluation
Hoeller, Roland
Haselberger, Dominic
Ballek, Dominik
Roessler, Peter
Krapfenbauer, Markus
Linauer, Martin
2019 8TH MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING (MECO), 2019, : 122 - 127
[10] Layout-oriented Radiation Effects Mitigation in RISC-V Soft Processor
Vacca, Eleonora
De Sio, Corrado
Azimi, Sarah
PROCEEDINGS OF THE 19TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS 2022 (CF 2022), 2022, : 215 - 220

← 1 2 3 4 →