Open-Source RISC-V Processor IP Cores for FPGAs - Overview and Evaluation

被引:0
|
作者
Hoeller, Roland [1 ]
Haselberger, Dominic [1 ]
Ballek, Dominik [1 ]
Roessler, Peter [1 ]
Krapfenbauer, Markus [2 ]
Linauer, Martin [2 ]
机构
[1] Univ Appl Sci Technikum Wien, Dept Elect Engn, Hochstadtpl 6, A-1200 Vienna, Austria
[2] Kapsch TrafficCom AG, Europl 2, A-1120 Vienna, Austria
关键词
Field Programmable Gate Arrays; Programmable System-on-Chip; Open-Source CPU Cores; RISC-V; IP Core;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Advances in semiconductor miniaturization are an important driver for Field Programmable Gate Arrays (FPGAs) since their invention in the 1980s. The increasing number of available on chip logic resources on one hand and on the other hand a decrease in part costs let the FPGA market grow steadily in recent years. It comes thus at no surprise that more and more microprocessors are integrated into programmable logic devices as they represent the central functionality in many digital systems. In parallel to these technological developments the open-source hardware community grew steadily in the last two decades. More than hundred open-source CPU cores can thus be found and selecting a core for a design project has to be done with care. In this work we thus want to focus on open-source 32-bit CPU IP cores suitable for FPGAs and which support the upcoming free and open RISC-V instruction set architecture that has some interesting advantages when compared to commercial CPU cores (as will be outlined in the paper). An overview on available projects and activities will be given and evaluation results for a selection of cores will be presented.
引用
收藏
页码:122 / 127
页数:6
相关论文
共 50 条
  • [1] Open-Source Crypto IP Cores for FPGAs - Overview and Evaluation
    Billmann, M.
    Werner, S.
    Holler, R.
    Praus, F.
    Puhm, A.
    Kero, N.
    2019 27TH AUSTROCHIP WORKSHOP ON MICROELECTRONICS (AUSTROCHIP), 2019, : 47 - 54
  • [2] Open-source IP cores for space: A processor-level perspective on soft errors in the RISC-V era
    Di Mascio, Stefano
    Menicucci, Alessandra
    Gill, Eberhard
    Furano, Gianluca
    Monteleone, Claudio
    COMPUTER SCIENCE REVIEW, 2021, 39
  • [3] Open-Source Ethernet MAC IP Cores for FPGAs: Overview and Evaluation
    Fibich, Christian
    Schmitt, Patrick
    Hoeller, Roland
    Roessler, Peter
    INTERNATIONAL JOURNAL OF RECONFIGURABLE COMPUTING, 2023, 2023
  • [4] An Open-Source Verification Framework for Open-Source Cores: A RISC-V Case Study
    Schiavone, Pasquale Davide
    Sanchez, Ernesto
    Ruospo, Annachiara
    Minervini, Francesco
    Zaruba, Florian
    Haugou, Germain
    Benini, Luca
    PROCEEDINGS OF THE 2018 26TH IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2018, : 43 - 48
  • [5] XiangShan Open-Source High Performance RISC-V Processor Design and Implementation
    Wang K.
    Xu Y.
    Yu Z.
    Tang D.
    Chen G.
    Chen X.
    Gou L.
    Hu X.
    Jin Y.
    Li Q.
    Li X.
    Lin J.
    Liu T.
    Liu Z.
    Wang H.
    Wang H.
    Zhang C.
    Zhang F.
    Zhang L.
    Zhang Z.
    Zhang Z.
    Zhao Y.
    Zhou Y.
    Zou J.
    Cai Y.
    Huan D.
    Li Z.
    Zhao J.
    He W.
    Sun N.
    Bao Y.
    Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2023, 60 (03): : 476 - 493
  • [6] Open-source Validation Suite for RISC-V
    Chupilko, Mikhail
    Kamkin, Alexander
    Protsenko, Alexander
    2019 20TH INTERNATIONAL WORKSHOP ON MICROPROCESSOR/SOC TEST, SECURITY AND VERIFICATION (MTV 2019), 2019, : 7 - 12
  • [7] An Open-Source Framework for the Generation of RISC-V Processor plus CGRA Accelerator Systems
    Ling, Xiaoyi
    Notsu, Takahiro
    Anderson, Jason
    2021 24TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2021), 2021, : 35 - 42
  • [8] A Comparative Survey of Open-Source Application-Class RISC-V Processor Implementations
    Doerflinger, Alexander
    Albers, Mark
    Kleinbeck, Benedikt
    Guan, Yejun
    Michalik, Harald
    Klink, Raphael
    Blochwitz, Christopher
    Nechi, Anouar
    Berekovic, Mladen
    PROCEEDINGS OF THE 18TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS 2021 (CF 2021), 2021, : 12 - 20
  • [9] NoX: a Compact Open-Source RISC-V Processor for Multi-Processor Systems-on-Chip
    Silva, Anderson, I
    Susin, Altamiro
    Kastensmidt, Fernanda L.
    Beck, Antonio Carlos S.
    Azambuja, Jose Rodrigo
    2024 37TH SBC/SBMICRO/IEEE SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, SBCCI 2024, 2024, : 130 - 134
  • [10] An Open-Source RISC-V Vector Math Library
    Tang, Ping Tak Peter
    PROCEEDINGS 2024 IEEE 31ST SYMPOSIUM ON COMPUTER ARITHMETIC, ARITH 2024, 2024, : 60 - 67