Open-Source RISC-V Processor IP Cores for FPGAs - Overview and Evaluation

被引:0
|
作者
Hoeller, Roland [1 ]
Haselberger, Dominic [1 ]
Ballek, Dominik [1 ]
Roessler, Peter [1 ]
Krapfenbauer, Markus [2 ]
Linauer, Martin [2 ]
机构
[1] Univ Appl Sci Technikum Wien, Dept Elect Engn, Hochstadtpl 6, A-1200 Vienna, Austria
[2] Kapsch TrafficCom AG, Europl 2, A-1120 Vienna, Austria
关键词
Field Programmable Gate Arrays; Programmable System-on-Chip; Open-Source CPU Cores; RISC-V; IP Core;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Advances in semiconductor miniaturization are an important driver for Field Programmable Gate Arrays (FPGAs) since their invention in the 1980s. The increasing number of available on chip logic resources on one hand and on the other hand a decrease in part costs let the FPGA market grow steadily in recent years. It comes thus at no surprise that more and more microprocessors are integrated into programmable logic devices as they represent the central functionality in many digital systems. In parallel to these technological developments the open-source hardware community grew steadily in the last two decades. More than hundred open-source CPU cores can thus be found and selecting a core for a design project has to be done with care. In this work we thus want to focus on open-source 32-bit CPU IP cores suitable for FPGAs and which support the upcoming free and open RISC-V instruction set architecture that has some interesting advantages when compared to commercial CPU cores (as will be outlined in the paper). An overview on available projects and activities will be given and evaluation results for a selection of cores will be presented.
引用
收藏
页码:122 / 127
页数:6
相关论文
共 50 条
  • [31] Synthesizing Hardware-Software Leakage Contracts for RISC-V Open-Source Processors
    Mohr, Gideon
    Guarnieri, Marco
    Reineke, Jan
    2024 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2024,
  • [32] Instruction Extension of a RISC-V Processor Modeled with IP-XACT
    Payvar, Saman
    Pekkarinen, Esko
    Stahl, Rafael
    Mueller-Gritschneder, Daniel
    Hamalainen, Timo D.
    2019 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS) - NORCHIP AND INTERNATIONAL SYMPOSIUM OF SYSTEM-ON-CHIP (SOC), 2019,
  • [33] Impact of Microarchitectural Differences of RISC-V Processor Cores on Soft Error Effects
    Cho, Hyungmin
    IEEE ACCESS, 2018, 6 : 41302 - 41313
  • [34] An Open Source FPGA-Optimized Out-of-Order RISC-V Soft Processor
    Mashimo, Susumu
    Fujita, Akifumi
    Matsuo, Reoma
    Akaki, Seiya
    Fukuda, Akifumi
    Koizumi, Toru
    Kadomoto, Junichiro
    Irie, Hidetsugu
    Goshima, Masahiro
    Inoue, Koji
    Shioya, Ryota
    2019 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2019), 2019, : 63 - 71
  • [35] Maxpool operator for RISC-V processor
    Nevezi-Strango, David
    Rotar, Danut
    Valcan, Sorin
    Gaianu, Mihail
    2023 25TH INTERNATIONAL SYMPOSIUM ON SYMBOLIC AND NUMERIC ALGORITHMS FOR SCIENTIFIC COMPUTING, SYNASC 2023, 2023, : 246 - 250
  • [36] Microarchitectural Timing Channels and their Prevention on an Open-Source 64-bit RISC-V Core
    Wistoff, Nils
    Schneider, Moritz
    Guerkaynak, Frank K.
    Benini, Luca
    Heiser, Gernot
    PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 627 - 632
  • [37] RISC-V2: A Scalable RISC-V Vector Processor
    Patsidis, Kariofyllis
    Nicopoulos, Chrysostomos
    Sirakoulis, Georgios Ch
    Dimitrakopoulos, Giorgos
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [38] A Soft RISC-V Processor IP with Highperformance and Low-resource consumption for FPGA
    Zheng, Tian
    Cai, Gang
    Huang, Zhihong
    2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 2538 - 2541
  • [39] RISC-V Barrel Processor for Accelerator Control
    AskariHemmat, MohammadHossein
    Bilaniuk, Olexa
    Wagner, Sean
    Savaria, Yvon
    David, Jean-Pierre
    28TH IEEE INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2020, : 212 - 212
  • [40] A RISC-V Processor Design for Transparent Tracing
    Gamino del Rio, Ivan
    Martinez Hellin, Agustin
    Polo, Oscar R.
    Jimenez Arribas, Miguel
    Parra, Pablo
    da Silva, Antonio
    Sanchez, Jonatan
    Sanchez, Sebastian
    ELECTRONICS, 2020, 9 (11) : 1 - 23