共 50 条
- [31] Synthesizing Hardware-Software Leakage Contracts for RISC-V Open-Source Processors 2024 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2024,
- [32] Instruction Extension of a RISC-V Processor Modeled with IP-XACT 2019 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS) - NORCHIP AND INTERNATIONAL SYMPOSIUM OF SYSTEM-ON-CHIP (SOC), 2019,
- [33] Impact of Microarchitectural Differences of RISC-V Processor Cores on Soft Error Effects IEEE ACCESS, 2018, 6 : 41302 - 41313
- [34] An Open Source FPGA-Optimized Out-of-Order RISC-V Soft Processor 2019 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2019), 2019, : 63 - 71
- [35] Maxpool operator for RISC-V processor 2023 25TH INTERNATIONAL SYMPOSIUM ON SYMBOLIC AND NUMERIC ALGORITHMS FOR SCIENTIFIC COMPUTING, SYNASC 2023, 2023, : 246 - 250
- [36] Microarchitectural Timing Channels and their Prevention on an Open-Source 64-bit RISC-V Core PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 627 - 632
- [37] RISC-V2: A Scalable RISC-V Vector Processor 2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
- [38] A Soft RISC-V Processor IP with Highperformance and Low-resource consumption for FPGA 2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 2538 - 2541
- [39] RISC-V Barrel Processor for Accelerator Control 28TH IEEE INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2020, : 212 - 212