A 'mesh' seed layer for improved through-silicon-via fabrication

被引：19

作者：

Lai, Jiun-Hong ^{[1
]}

Yang, Hyung Suk ^{[1
]}

Chen, Hang ^{[1
]}

King, Calvin R. ^{[1
]}

Zaveri, Jesal ^{[1
]}

Ravindran, Ramasamy ^{[1
]}

Bakir, Muhannad S. ^{[1
]}

机构：

[1] Georgia Inst Technol, Nanoelect Res Ctr, Atlanta, GA 30332 USA

来源：

JOURNAL OF MICROMECHANICS AND MICROENGINEERING | 2010年 / 20卷 / 02期

关键词：

WAFER INTERCONNECT;

D O I：

10.1088/0960-1317/20/2/025016

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper describes an improved method of forming and removing seed layers for through-silicon-vias (TSVs) in applications such as MEMS, sensors and packaging (silicon carrier, for example). A 'mesh seed layer' is proposed to reduce the pinch-off time and facilitate simpler and mechanical-free removal, the latter being possibly important when sensitive MEMS/sensor devices are pre-fabricated on the wafer. As a result, the proposed process may serve as a post-MEMS/sensor method of forming TSVs.

引用

页数：6

共 50 条

[21] Through-Silicon-Via Resistive-Open Defect Analysis
Metzler, C.
Todri, A.
Bosio, A.
Dilillo, L.
Girard, P.
Virazel, A.
2012 17TH IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2012,
[22] Contact Resistance of Microbumps in a Typical Through-Silicon-Via Structure
Lwo, Ben-Je
Teng, Chia-Liang
Tseng, Kun-Fu
Ni, Tom
Lu, Shirley
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2017, 7 (01): : 27 - 32
[23] Current redistribution by intermetallic compounds in Through-Silicon-Via (TSV)
Tsai, C. Y.
Lou, B. Y.
Hsu, H. H.
Wu, Albert T.
MATERIALS CHEMISTRY AND PHYSICS, 2012, 132 (01) : 162 - 165
[24] Through-Silicon-Via Filling Process Using Cu Electrodeposition
Kim, Hoe Chul
Kim, Jae Jeong
KOREAN CHEMICAL ENGINEERING RESEARCH, 2016, 54 (06): : 723 - 733
[25] Through-Silicon-Via Fabrication Technologies, Passives Extraction, and Electrical Modeling for 3-D Integration/Packaging
Xu, Zheng
Lu, Jian-Qiang
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2013, 26 (01) : 23 - 34
[26] Through-Silicon-Via Design with Clustering Structure and Adaptive Through-Silicon-Via Control for Three-Dimentional Solid-State-Drive Boost Converter System
Johguchi, Koh
Hatanaka, Teruyoshi
Takeuchi, Ken
JAPANESE JOURNAL OF APPLIED PHYSICS, 2012, 51 (02)
[27] Finite element analysis of electromigration induced stress in through-silicon-via
Su, Fei, 1600, Beijing University of Aeronautics and Astronautics (BUAA) (40):
[28] Characterizing Interfacial Sliding of Through-Silicon-Via by Nano-Indentation
Wu, Chenglin
Huang, Rui
Liechti, Kenneth M.
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2017, 17 (02) : 355 - 363
[29] Protrusion of Through-Silicon-Via (TSV) Copper with Double Annealing Processes
Min Zhang
Fei Qin
Si Chen
Yanwei Dai
Pei Chen
Tong An
Journal of Electronic Materials, 2022, 51 : 2433 - 2449
[30] Fast and Accurate Analytical Modeling of Through-Silicon-Via Capacitive Coupling
Kim, Dae Hyun
Mukhopadhyay, Saibal
Lim, Sung Kyu
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2011, 1 (02): : 168 - 180

← 1 2 3 4 5 →