A 'mesh' seed layer for improved through-silicon-via fabrication

被引：19

作者：

Lai, Jiun-Hong ^{[1
]}

Yang, Hyung Suk ^{[1
]}

Chen, Hang ^{[1
]}

King, Calvin R. ^{[1
]}

Zaveri, Jesal ^{[1
]}

Ravindran, Ramasamy ^{[1
]}

Bakir, Muhannad S. ^{[1
]}

机构：

[1] Georgia Inst Technol, Nanoelect Res Ctr, Atlanta, GA 30332 USA

来源：

JOURNAL OF MICROMECHANICS AND MICROENGINEERING | 2010年 / 20卷 / 02期

关键词：

WAFER INTERCONNECT;

D O I：

10.1088/0960-1317/20/2/025016

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper describes an improved method of forming and removing seed layers for through-silicon-vias (TSVs) in applications such as MEMS, sensors and packaging (silicon carrier, for example). A 'mesh seed layer' is proposed to reduce the pinch-off time and facilitate simpler and mechanical-free removal, the latter being possibly important when sensitive MEMS/sensor devices are pre-fabricated on the wafer. As a result, the proposed process may serve as a post-MEMS/sensor method of forming TSVs.

引用

页数：6

共 50 条

[41] Equivalent circuit model of through-silicon-via in slow wave mode
Wang, Fengjuan
Wang, Gang
Yu, Ningmei
IEICE ELECTRONICS EXPRESS, 2017, 14 (22):
[42] A New Low-cost Approach to Fabricate Silicon Dioxide for Insulator of Through-Silicon-Via
Zheng, Shuai
Zhang, Junhong
Gao, Lanya
Zhang, Shanshan
Li, Ming
2016 17TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2016, : 563 - 566
[43] MEASUREMENT OF DIRECT CURRENT AND HIGH FREQUENCY ELECTRICAL CHARACTERISTICS FOR THROUGH-SILICON-VIA
Li, Cheng
Guo, Han
Liu, Ziyu
Wang, Qian
Cai, Jian
2016 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2016,
[44] Triangular Voltage Sweep (TVS) characterisation for Through-Silicon-Via (TSV) reliability
Kothandaraman, C.
Cohen, S.
2016 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2016,
[45] The Study of Thermo-Mechanical Reliability for Multi-Layer Stacked Chip Module with Through-Silicon-Via (TSV)
Che, F. X.
Zhang, Xiaowu
Khan, Navas
Teo, K. H.
Gao, S.
Pinjala, D.
2010 12TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2010, : 743 - 749
[46] Explicit model of thermal stress induced by annular through-silicon-via (TSV)
Wang, Fengjuan
Yu, Ningmei
IEICE ELECTRONICS EXPRESS, 2016, 13 (21):
[47] Modeling of Electromigration in Through-Silicon-Via Based 3D IC
Pak, Jiwoo
Pathak, Mohit
Lim, Sung Kyu
Pan, David Z.
2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 1420 - 1427
[48] System-level design consideration and optimization of through-silicon-via inductor
Zhuo, Cheng
Chen, Baixin
INTEGRATION-THE VLSI JOURNAL, 2019, 65 : 362 - 369
[49] A Rigorous Approach for the Modeling of Through-Silicon-Via Pairs Using Multipole Expansions
Duan, Xiaomin
Dahl, David
Ndip, Ivan
Lang, Klaus-Dieter
Schuster, Christian
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2016, 6 (01): : 117 - 125
[50] Copper seed layer repair using an electroplating process for through silicon via metallization
Shen, Shao-Ping
Chen, Wei-Hsiang
Dow, Wei-Ping
Kamitamari, Tohru
Cheng, Eric
Lin, Jing-Yuan
Chang, Wu-Chung
MICROELECTRONIC ENGINEERING, 2013, 105 : 25 - 30

← 1 2 3 4 5 →