A 'mesh' seed layer for improved through-silicon-via fabrication

被引：19

作者：

Lai, Jiun-Hong ^{[1
]}

Yang, Hyung Suk ^{[1
]}

Chen, Hang ^{[1
]}

King, Calvin R. ^{[1
]}

Zaveri, Jesal ^{[1
]}

Ravindran, Ramasamy ^{[1
]}

Bakir, Muhannad S. ^{[1
]}

机构：

[1] Georgia Inst Technol, Nanoelect Res Ctr, Atlanta, GA 30332 USA

来源：

JOURNAL OF MICROMECHANICS AND MICROENGINEERING | 2010年 / 20卷 / 02期

关键词：

WAFER INTERCONNECT;

D O I：

10.1088/0960-1317/20/2/025016

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper describes an improved method of forming and removing seed layers for through-silicon-vias (TSVs) in applications such as MEMS, sensors and packaging (silicon carrier, for example). A 'mesh seed layer' is proposed to reduce the pinch-off time and facilitate simpler and mechanical-free removal, the latter being possibly important when sensitive MEMS/sensor devices are pre-fabricated on the wafer. As a result, the proposed process may serve as a post-MEMS/sensor method of forming TSVs.

引用

页数：6

共 50 条

[31] Compressed Sensing Based Analytical Modeling for Through-Silicon-Via Pairs
Wang, Tao
Kim, Jingook
Fan, Jun
Shi, Yiyu
2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
[32] Through-silicon-via Process Control in Manufacturing for SiGe Power Amplifiers
Gambino, J. P.
Doan, T.
Trapasso, J.
Musante, C.
Dang, D.
Vanslette, D.
Grant, D.
Marx, D.
Dudley, R.
2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2013, : 221 - 226
[33] Multiphysics Characterization of Large-Scale Through-Silicon-Via Structures
Lu, Tianjian
Jin, Jian-Ming
Li, Er-Ping
2015 31st International Review of Progress in Applied Computational Electromagnetics (ACES) Vol 31, 2015,
[34] Capacitance characterization of tapered through-silicon-via considering MOS effect
Wang, Fengjuan
Zhu, Zhangming
Yang, Yintang
Liu, Xiaoxian
Ding, Ruixue
MICROELECTRONICS JOURNAL, 2014, 45 (02) : 205 - 210
[35] Parameters determination for modelling of copper electrodeposition in through-silicon-via with additives
Wang, Yan
Deng, Xin
Ren, Xinyu
Li, Xiang
Wang, Fuliang
Zhu, Wenhui
MICROELECTRONIC ENGINEERING, 2018, 196 : 25 - 31
[36] Characteristics of coaxial-annular through-silicon-via in microwave field
Wang, Fengjuan
Wang, Gang
Yu, Ningmei
2016 17TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2016, : 1219 - 1221
[37] Three-Dimensional Coaxial Through-Silicon-Via (TSV) Design
Xu, Zheng
Lu, Jian-Qiang
IEEE ELECTRON DEVICE LETTERS, 2012, 33 (10) : 1441 - 1443
[38] Ellect of Annealing Process on the Properties of Through-Silicon-Via Electroplating Copper
Guan, Yong
Zeng, Qinghua
Chen, Jing
Ma, Shenglin
Meng, Wei
Jin, Yufeng
2017 18TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2017, : 139 - 142
[39] Novel On-Chip Through-Silicon-Via Wilkinson Power Divider
Woods, Wayne
Ding, Hanyi
Wang, Guoan
Joseph, Alvin
2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 537 - 542
[40] Protrusion of Through-Silicon-Via (TSV) Copper with Double Annealing Processes
Zhang, Min
Qin, Fei
Chen, Si
Dai, Yanwei
Chen, Pei
An, Tong
JOURNAL OF ELECTRONIC MATERIALS, 2022, 51 (05) : 2433 - 2449

← 1 2 3 4 5 →