Evaluating the Performances of Memristor, FinFET, and Graphene TFET in VLSI Circuit Design

被引:7
|
作者
Adesina, Naheem Olakunle [1 ]
Srivastava, Ashok [1 ]
Khan, Md Azmot Ullah [1 ]
机构
[1] Louisiana State Univ, Div Elect & Comp Engn, Baton Rouge, LA 70803 USA
来源
2021 IEEE 11TH ANNUAL COMPUTING AND COMMUNICATION WORKSHOP AND CONFERENCE (CCWC) | 2021年
关键词
FinFET; Graphene FET; Memristor; Phase noise; Ring Oscillator (RO); VLSI;
D O I
10.1109/CCWC51732.2021.9376125
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
There are limitations in CMOS transistor as the technology scales down. The problem of short channel effects (SCE) has become dominant, which causes the malfunction and failure of CMOS circuits. Various devices are proposed to continue extending Moore's law and the roadmap in semiconductor industry. Memristor is a two terminal passive device, which has proven to be compatible with MOSFET microfabrication processes and also offers some distinctive features. It is a nano-dimensional device, so it saves a lot of die area and consumes less power. Similarly, FinFET structure has aided in better electrostatic control of transistor channel. The leakage current and power are reduced, thus, it shows better performance than MOS transistor. FinFET exhibits temperature effect inversion (TEI) because its I-ON increases even at the superthreshold region. The integration of graphene nanoribbon (GNR) FET into IC design has shown a lot of improvements in terms of speed and power. In this work, we present the characteristics of GNRFET and design an inverter circuit using Cadence/Spectre. Following this, a three-stage ring oscillator (RO) is designed, and the results show that its center frequency is 30.2 GHz with a phase noise of -125.2dBc/Hz. In addition, it consumes 0.15 mW power, which makes it suitable for high frequency and low power applications. More so, the RO has a very good phase noise performance.
引用
收藏
页码:591 / 596
页数:6
相关论文
共 50 条
  • [31] FinFET Device Circuit Co-Design: Issues and Challenges
    Dasgupta, S.
    Anand, B.
    2015 28TH INTERNATIONAL CONFERENCE ON VLSI DESIGN (VLSID), 2015, : 12 - 13
  • [32] FinFET Device Circuit Co-design Issues: Impact of Circuit Parameters on Delay
    Pandey, Archana
    Kumar, Harsh
    Goyal, Praanshu
    Dasgupta, Sudeb
    Manhas, Sanjeev Kumar
    Bulusu, Anand
    2016 29TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2016 15TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2016, : 288 - 293
  • [33] CIRCUIT ANALYSIS, LOGIC SIMULATION, AND DESIGN VERIFICATION FOR VLSI
    RUEHLI, AE
    DITLOW, GS
    PROCEEDINGS OF THE IEEE, 1983, 71 (01) : 34 - 48
  • [34] METHODOLOGY SPEEDS VLSI CIRCUIT-DESIGN CYCLES
    FELLER, A
    EDN, 1986, 31 (10) : 151 - &
  • [35] Orthogonal drawings of graphs for the automation of VLSI circuit design
    Institute of Mathematics, Northern Jiaotong University, Beijing 100044, China
    J Comput Sci Technol, 5 (447-459):
  • [36] Hierarchical BSG floorplan for hierarchical VLSI circuit design
    Wu, ZL
    Nakatake, S
    Takahashi, A
    Kajitani, Y
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART III-FUNDAMENTAL ELECTRONIC SCIENCE, 2002, 85 (03): : 12 - 21
  • [37] Testable VLSI circuit design of SIMD graphics engine
    Pok, D
    Chen, CIH
    TENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1997, : 74 - 78
  • [38] Orthogonal drawings of graphs for the automation of VLSI circuit design
    Liu Y.
    Journal of Computer Science and Technology, 1999, 14 (5) : 447 - 459
  • [39] COMPUTER-AIDED-DESIGN FOR VLSI CIRCUIT MANUFACTURABILITY
    MALY, W
    PROCEEDINGS OF THE IEEE, 1990, 78 (02) : 356 - 392