Evaluating the Performances of Memristor, FinFET, and Graphene TFET in VLSI Circuit Design

被引:7
|
作者
Adesina, Naheem Olakunle [1 ]
Srivastava, Ashok [1 ]
Khan, Md Azmot Ullah [1 ]
机构
[1] Louisiana State Univ, Div Elect & Comp Engn, Baton Rouge, LA 70803 USA
来源
2021 IEEE 11TH ANNUAL COMPUTING AND COMMUNICATION WORKSHOP AND CONFERENCE (CCWC) | 2021年
关键词
FinFET; Graphene FET; Memristor; Phase noise; Ring Oscillator (RO); VLSI;
D O I
10.1109/CCWC51732.2021.9376125
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
There are limitations in CMOS transistor as the technology scales down. The problem of short channel effects (SCE) has become dominant, which causes the malfunction and failure of CMOS circuits. Various devices are proposed to continue extending Moore's law and the roadmap in semiconductor industry. Memristor is a two terminal passive device, which has proven to be compatible with MOSFET microfabrication processes and also offers some distinctive features. It is a nano-dimensional device, so it saves a lot of die area and consumes less power. Similarly, FinFET structure has aided in better electrostatic control of transistor channel. The leakage current and power are reduced, thus, it shows better performance than MOS transistor. FinFET exhibits temperature effect inversion (TEI) because its I-ON increases even at the superthreshold region. The integration of graphene nanoribbon (GNR) FET into IC design has shown a lot of improvements in terms of speed and power. In this work, we present the characteristics of GNRFET and design an inverter circuit using Cadence/Spectre. Following this, a three-stage ring oscillator (RO) is designed, and the results show that its center frequency is 30.2 GHz with a phase noise of -125.2dBc/Hz. In addition, it consumes 0.15 mW power, which makes it suitable for high frequency and low power applications. More so, the RO has a very good phase noise performance.
引用
收藏
页码:591 / 596
页数:6
相关论文
共 50 条
  • [41] Energy Recovery Circuit Design for Low Power VLSI
    Bhaaskaran, V. S. Kanchana
    2018 IEEE 4TH INTERNATIONAL SYMPOSIUM ON SMART ELECTRONIC SYSTEMS (ISES 2018), 2018, : 11 - 16
  • [42] AN UNDERGRADUATE VLSI CMOS CIRCUIT-DESIGN LABORATORY
    WILLIAMS, RW
    IEEE TRANSACTIONS ON EDUCATION, 1991, 34 (01) : 47 - 51
  • [43] Implementation of Machine Learning in VLSI Integrated Circuit Design
    Shreyanth S.
    Harshitha D.S.
    Niveditha S.
    SN Computer Science, 4 (2)
  • [44] ALGORITHMS FOR OPERATION SCHEDULING IN VLSI CIRCUIT-DESIGN
    CIVERA, P
    MASERA, G
    PICCININI, G
    ZAMBONI, M
    IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1993, 140 (05): : 339 - 346
  • [45] Maximal power estimation for CMOS VLSI circuit design
    Chen, WJ
    Fang, SC
    JOURNAL OF THE CHINESE INSTITUTE OF ENGINEERS, 1999, 22 (02) : 251 - 257
  • [46] Maximal power estimation for CMOS VLSI circuit design
    Chen, Wang-Jin
    Fang, Sung-Chang
    Journal of the Chinese Institute of Engineers, Transactions of the Chinese Institute of Engineers,Series A/Chung-kuo Kung Ch'eng Hsuch K'an, 1999, 22 (02): : 251 - 257
  • [47] Design and simulation of chaotic circuit for flux-controlled memristor and charge-controlled memristor
    Hong Qing-Hui
    Zeng Yi-Cheng
    Li Zhi-Jun
    ACTA PHYSICA SINICA, 2013, 62 (23)
  • [48] Fin-TFET: Design of FinFET-based Tunneling FET with Face-tunneling Mechanism
    Lee, Mu-Ying
    Chiu, C. H.
    Hsieh, E. R.
    Luo, G. L.
    Guo, J. C.
    Chung, Steve S.
    2021 SILICON NANOELECTRONICS WORKSHOP (SNW), 2021, : 15 - 16
  • [49] Design and application of algae light sensing circuit based on memristor
    Sun, Jingru
    Ma, Wenjing
    Li, Xiaosong
    Sun, Yichuang
    Hong, Qinghui
    Zhang, Jiliang
    NONLINEAR DYNAMICS, 2025, 113 (11) : 13747 - 13770
  • [50] Building Memristor Applications: From Device Model to Circuit Design
    Garcia-Redondo, Fernando
    Lopez-Vallejo, Marisa
    Ituero, Pablo
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2014, 13 (06) : 1154 - 1162