Evaluating the Performances of Memristor, FinFET, and Graphene TFET in VLSI Circuit Design

被引:7
|
作者
Adesina, Naheem Olakunle [1 ]
Srivastava, Ashok [1 ]
Khan, Md Azmot Ullah [1 ]
机构
[1] Louisiana State Univ, Div Elect & Comp Engn, Baton Rouge, LA 70803 USA
来源
2021 IEEE 11TH ANNUAL COMPUTING AND COMMUNICATION WORKSHOP AND CONFERENCE (CCWC) | 2021年
关键词
FinFET; Graphene FET; Memristor; Phase noise; Ring Oscillator (RO); VLSI;
D O I
10.1109/CCWC51732.2021.9376125
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
There are limitations in CMOS transistor as the technology scales down. The problem of short channel effects (SCE) has become dominant, which causes the malfunction and failure of CMOS circuits. Various devices are proposed to continue extending Moore's law and the roadmap in semiconductor industry. Memristor is a two terminal passive device, which has proven to be compatible with MOSFET microfabrication processes and also offers some distinctive features. It is a nano-dimensional device, so it saves a lot of die area and consumes less power. Similarly, FinFET structure has aided in better electrostatic control of transistor channel. The leakage current and power are reduced, thus, it shows better performance than MOS transistor. FinFET exhibits temperature effect inversion (TEI) because its I-ON increases even at the superthreshold region. The integration of graphene nanoribbon (GNR) FET into IC design has shown a lot of improvements in terms of speed and power. In this work, we present the characteristics of GNRFET and design an inverter circuit using Cadence/Spectre. Following this, a three-stage ring oscillator (RO) is designed, and the results show that its center frequency is 30.2 GHz with a phase noise of -125.2dBc/Hz. In addition, it consumes 0.15 mW power, which makes it suitable for high frequency and low power applications. More so, the RO has a very good phase noise performance.
引用
收藏
页码:591 / 596
页数:6
相关论文
共 50 条
  • [21] A STANDARD DESIGN FRAME FOR VLSI CIRCUIT PROTOTYPING
    KATZ, RH
    WEISS, S
    JOURNAL OF VLSI AND COMPUTER SYSTEMS, 1983, 1 (01): : 101 - 114
  • [22] Low power VLSI CMOS circuit design
    Elmasry, MI
    ICM 2000: PROCEEDINGS OF THE 12TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2000, : 4 - 4
  • [23] Circuit design compliance checking in VLSI circuits
    Lam, KN
    Rusu, S
    NINTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1996, : 167 - 170
  • [24] A VLSI circuit design course for practitioners and researchers
    Carlson, BS
    1997 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC SYSTEMS EDUCATION - MSE'97, PROCEEDINGS: DOING MORE WITH LESS IN A RAPIDLY CHANGING ENVIRONMENT, 1997, : 9 - 10
  • [25] A STRUCTURED APPROACH FOR VLSI CIRCUIT-DESIGN
    GU, J
    SMITH, KF
    COMPUTER, 1989, 22 (11) : 9 - 22
  • [26] Operation of Neuronal Membrane Simulator Circuit for Tests with Memristor Based on Graphene and Graphene Oxide
    Sparvoli, Marina
    Marma, Jonas S.
    Nunes, Gabriel F.
    Jorge, Fabio O.
    ADVANCES IN COMPUTATIONAL INTELLIGENCE (IWANN 2021), PT II, 2021, 12862 : 93 - 102
  • [27] Impact of interconnect performances on Circuit Design
    Schoelkopf, JP
    PROCEEDINGS OF THE IEEE 1998 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 1998, : 53 - 55
  • [28] Memristor-based circuit design of BiLSTM network
    Yang, Le
    Lei, Jun
    Cheng, Ming
    Ding, Zhixia
    Li, Sai
    Zeng, Zhigang
    NEURAL NETWORKS, 2025, 181
  • [29] The Design of Memristor Based High Pass Filter Circuit
    Sahin, Muhammet Emin
    Guler, Hasan
    2017 24TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2017, : 494 - 497
  • [30] Memristor Hybrid Model for Nonlinear Analog Circuit Design
    Tornez-Xavier, G. M.
    Gutierrez-Mondragon, M. A.
    Flores-Nava, L. M.
    Gomez-Castaneda, F.
    Moreno-Cadenas, J. A.
    2017 14TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING, COMPUTING SCIENCE AND AUTOMATIC CONTROL (CCE), 2017,