Characterization of edge direct tunneling leakage of gate misaligned double gate MOSFETs

被引：3

作者：

Yin, CS ^{[1
]}

Chan, PCH ^{[1
]}

机构：

[1] Hong Kong Univ Sci & Technol, Dept EEE, Hong Kong, Hong Kong, Peoples R China

来源：

2004 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS | 2004年

关键词：

D O I：

10.1109/SOI.2004.1391569

中图分类号：

TH7 [仪器、仪表];

学科分类号：

0804 ; 080401 ; 081102 ;

摘要：

In this paper, the edge-direct-tunneling of gate-misaligned double-gate SOI MOSFETs was characterized. Gate misalignment produces gate overlap at heavily-doped source or drain region, which will introduce significant edge-direct-tunneling current. The tunneling current increases quickly with the increase of gate misalignment value, and it is asymmetric to source and drain. At same gate misalignment value, the inverter or inverter-chain consists of double-gate SOI MOSFETs with bottom gate shift to drain side has twice the gate current than that with bottom gate shift to source side.

引用

页码：91 / 93

页数：3

共 50 条

[31] Effects of Uniaxial Strain on the Gate Capacitance of Double Gate MOSFETs
Bin Shams, Md. Itrat
Alam, Md. Kawsar
Khosru, Quazi D. M.
EDSSC: 2008 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, 2008, : 301 - 304
[32] Comparison of symmetric and asymmetric Double Gate MOSFETs: Tunneling currents and hot electrons
Spedo, S
Fiegna, C
2001 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, PROCEEDINGS, 2001, : 601 - 604
[33] Analytical modeling of direct tunneling current through gate stacks for the determination of suitable high-k dielectrics for nanoscale double-gate MOSFETs
Darbandy, Ghader
Ritzenthaler, Romain
Lime, Francois
Garduno, Ivan
Estrada, Magali
Cerdeira, Antonio
Iniguez, Benjamin
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2011, 26 (04)
[34] Inversion mobility and gate leakage in high-k/metal gate MOSFETs
Kotlyar, R
Giles, MD
Matagne, P
Obradovic, B
Shrifen, L
Stettler, M
Wang, E
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 391 - 394
[35] An analytical gate tunneling current model for MOSFETs having ultrathin gate oxides
Mondal, Imon
Dutta, Aloke K.
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (07) : 1682 - 1692
[36] Vertical double-gate MOSFETs
Moers, J
Trellenkamp, S
Marso, M
van der Hart, A
Mantl, S
Lüth, H
Kordos, P
ASDAM 2004: THE FIFTH INTERNATIONAL CONFERENCE ON ADVANCED SEMICONDUCTOR DEVICES AND MICROSYSTEMS, 2004, : 215 - 218
[37] Modeling the limits of gate oxide scaling with a Schrodinger-based method of direct tunneling gate currents of nanoscale MOSFETs
Huang, CK
Goldsman, N
PROCEEDINGS OF THE 2001 1ST IEEE CONFERENCE ON NANOTECHNOLOGY, 2001, : 335 - 340
[38] A Model of the Gate Capacitance of Surrounding Gate Transistors: Comparison With Double-Gate MOSFETs
Garcia Ruiz, Francisco J.
Maria Tienda-Luna, Isabel
Godoy, Andres
Donetti, Luca
Gamiz, Francisco
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (10) : 2477 - 2483
[39] Effects of gate bias on the threshold voltage of nanoscale double gate MOSFETs
Bhattacherjee, Swagata
Biswas, Abhijit
PROCEEDINGS OF THE 2007 INTERNATIONAL WORKSHOP ON THE PHYSICS OF SEMICONDUCTOR DEVICES: IWPSD-2007, 2007, : 273 - +
[40] Leakage Reduction in Stacked Sub-1 Onm Double-Gate MOSFETs
Cho, Woo-Suhl
Roy, Kaushik
2015 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD), 2015, : 349 - 352

← 1 2 3 4 5 →