Characterization of edge direct tunneling leakage of gate misaligned double gate MOSFETs

被引：3
|
作者：
Yin, CS [1 ]
Chan, PCH [1 ]
机构：
[1] Hong Kong Univ Sci & Technol, Dept EEE, Hong Kong, Hong Kong, Peoples R China
来源：
2004 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS | 2004年
关键词：
D O I：
10.1109/SOI.2004.1391569
中图分类号：
TH7 [仪器、仪表];
学科分类号：
0804 ; 080401 ; 081102 ;
摘要：
In this paper, the edge-direct-tunneling of gate-misaligned double-gate SOI MOSFETs was characterized. Gate misalignment produces gate overlap at heavily-doped source or drain region, which will introduce significant edge-direct-tunneling current. The tunneling current increases quickly with the increase of gate misalignment value, and it is asymmetric to source and drain. At same gate misalignment value, the inverter or inverter-chain consists of double-gate SOI MOSFETs with bottom gate shift to drain side has twice the gate current than that with bottom gate shift to source side.
引用
收藏
页码：91 / 93
页数：3
相关论文
共 50 条
  • [1] Characterization and modeling of edge direct tunneling (EDT) leakage in ultrathin gate oxide MOSFETs
    Yang, KN
    Huang, HT
    Chen, MJ
    Lin, YM
    Yu, MC
    Jang, SM
    Yu, DCH
    Liang, MS
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (06) : 1159 - 1164
  • [2] Direct-tunneling gate leakage current in double-gate and ultrathin body MOSFETs
    Chang, L
    Yang, KJ
    Yeo, YC
    Polishchuk, I
    King, TJ
    Hu, CM
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (12) : 2288 - 2295
  • [3] Temperature dependent compact modeling of gate tunneling leakage current in double gate MOSFETs
    Darbandy, Ghader
    Aghassi, Jasmin
    Sedlmeir, Josef
    Monga, Udit
    Garduno, Ivan
    Cerdeira, Antonio
    Iniguez, Benjamin
    SOLID-STATE ELECTRONICS, 2013, 81 : 124 - 129
  • [4] Edge hole direct Tunneling leakage in ultrathin gate oxide p-channel MOSFETs
    Yang, KN
    Huang, HT
    Chen, MJ
    Lin, YM
    Yu, MC
    Jang, SSM
    Yu, DCH
    Liang, MS
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (12) : 2790 - 2795
  • [5] Inclusion of Direct Tunneling Gate Current in the Symmetric Doped Double Gate MOSFETs Model
    Garduno, S. I.
    Cerdeira, A.
    Estrada, M.
    2009 6TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING, COMPUTING SCIENCE AND AUTOMATION CONTROL (CCE 2009), 2009, : 656 - 659
  • [6] Investigation of Random Telegraph Noise in Gate-Induced Drain Leakage and Gate Edge Direct Tunneling Currents of High-k MOSFETs
    Lee, Ju-Wan
    Lee, Byoung Hun
    Shin, Hyungcheol
    Lee, Jong-Ho
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (04) : 913 - 918
  • [7] Explicit model for the gate tunneling current in double-gate MOSFETs
    Chaves, Ferney
    Jimenez, David
    Sune, Jordi
    SOLID-STATE ELECTRONICS, 2012, 68 : 93 - 97
  • [8] Gate direct tunneling currents in uniaxial stressed MOSFETs
    Yang, Xiaodong
    Choi, Younsung
    Nishida, Toshikazu
    Thompson, Scott E.
    2007 INTERNATIONAL WORKSHOP ON ELECTRON DEVICES AND SEMICONDUCTOR TECHNOLOGY, 2007, : 145 - +
  • [9] Direct Tunneling gate current in deep submicron MOSFETs
    Zaman, S
    Haque, A
    PROCEEDINGS OF THE ELEVENTH INTERNATIONAL WORKSHOP ON THE PHYSICS OF SEMICONDUCTOR DEVICES, VOL 1 & 2, 2002, 4746 : 742 - 745
  • [10] Gate Leakage in Low Standby Power 16 nm Gate Length Double-Gate MOSFETs
    Abd El Hakim, Mohamed
    Sabry, Yasser M.
    Elmaghraby, Yousry
    Abdolkader, Tarek M.
    Fikry, Wael
    NRSC: 2009 NATIONAL RADIO SCIENCE CONFERENCE: NRSC 2009, VOLS 1 AND 2, 2009, : 789 - 797
12345