Characterization of edge direct tunneling leakage of gate misaligned double gate MOSFETs

被引：3

作者：

Yin, CS ^{[1
]}

Chan, PCH ^{[1
]}

机构：

[1] Hong Kong Univ Sci & Technol, Dept EEE, Hong Kong, Hong Kong, Peoples R China

来源：

2004 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS | 2004年

关键词：

D O I：

10.1109/SOI.2004.1391569

中图分类号：

TH7 [仪器、仪表];

学科分类号：

0804 ; 080401 ; 081102 ;

摘要：

In this paper, the edge-direct-tunneling of gate-misaligned double-gate SOI MOSFETs was characterized. Gate misalignment produces gate overlap at heavily-doped source or drain region, which will introduce significant edge-direct-tunneling current. The tunneling current increases quickly with the increase of gate misalignment value, and it is asymmetric to source and drain. At same gate misalignment value, the inverter or inverter-chain consists of double-gate SOI MOSFETs with bottom gate shift to drain side has twice the gate current than that with bottom gate shift to source side.

引用

页码：91 / 93

页数：3

共 50 条

[21] Metal gate work function engineering on gate leakage of MOSFETs
Hou, YT
Li, MF
Low, T
Kwong, DL
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (11) : 1783 - 1789
[22] Direct tunneling leakage current and scalability of alternative gate dielectrics
Yeo, YC
King, TJ
Hu, CM
APPLIED PHYSICS LETTERS, 2002, 81 (11) : 2091 - 2093
[23] Uniformity and reliability of 1.5 nm direct tunneling gate oxide MOSFETs
Momose, HS
Nakamura, S
Ohguro, T
Yoshitomi, T
Morifuji, E
Morimoto, T
Katsumata, Y
Iwai, H
1997 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1997, : 15 - 16
[24] Analytical modeling of the gate tunneling leakage for the determination of adequate high-k dielectrics in double-gate SOI MOSFETs at the 22 nm node
Darbandy, Ghader
Ritzenthaler, Romain
Lime, Francois
Garduno, Ivan
Estrada, Magali
Cerdeira, Antonio
Iniguez, Benjamin
SOLID-STATE ELECTRONICS, 2010, 54 (10) : 1083 - 1087
[25] Tunneling and Short Channel Effects in Ultrascaled InGaAs Double Gate MOSFETs
Jiang, Zhengping
Behin-Aein, Behtash
Krivokapic, Zoran
Povolotskyi, Michael
Klimeck, Gerhard
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (02) : 525 - 531
[26] Edge hole direct tunneling in off-state ultrathin gate oxide p-channel MOSFETs
Yang, KN
Huang, HT
Chen, MJ
Lin, YM
Yu, MC
Jang, SM
Yu, CH
Liang, MS
INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, : 679 - 682
[27] A Gate-Induced Drain-Leakage Current Model for Fully Depleted Double-Gate MOSFETs
Jin, Xiaoshi
Liu, Xi
Lee, Jong-Ho
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (10) : 2800 - 2804
[28] An analytical gate tunneling current model for MOSFETs
Kazerouni, Iman Abaspur
Hosseini, Seyed Ebrahim
SEMICONDUCTORS, 2012, 46 (03) : 386 - 390
[29] Experimental gate misalignment analysis on double gate SOI MOSFETs
Widiez, J
Daugé, F
Vinet, M
Poiroux, T
Previtali, B
Mouis, M
Deleonibus, S
2004 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2004, : 185 - 186
[30] An analytical gate tunneling current model for MOSFETs
Iman Abaspur Kazerouni
Seyed Ebrahim Hosseini
Semiconductors, 2012, 46 : 386 - 390

← 1 2 3 4 5 →