A watermarking co-processor for new generation graphics processing units

被引:0
|
作者
Mohanty, Saraju P. [1 ]
Pati, Nishikanta [1 ]
Kougianos, Elias [2 ]
机构
[1] Univ N Texas, Denton, TX 76203 USA
[2] Univ N Texas, Elect Engn Technol, Denton, TX 76203 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Recent growth of high speed internet and high resolution imaging has enabled electronic storage and transfer of digital multimedia contents without resorting to the loss of quality. In order to protect the illegal reproduction of the digital multimedia elements, many researchers have suggested digital watermarking as a feasible solution. Like other signal and image processing works, digital watermarking is a computationally intensive process. For efficient, high performance, real time and low cost watermarking we propose two alternatives: (1) Using the Graphics Processing Unit (GPU) available on the modern graphics cards for the complex mathematical computations or (2) Implementing a dedicated processor chip, a coprocessor for the GPU, to accomplish the task. In this paper we present the later alternative, a coprocessor for the GPU to do multimedia watermarking for real-time applications.
引用
收藏
页码:303 / +
页数:2
相关论文
共 50 条
  • [41] An FPGA Co-Processor Implementation of Homomorphic Encryption
    Cousins, David Bruce
    Golusky, John
    Rohloff, Kurt
    Sumorok, Daniel
    2014 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2014,
  • [42] Architecture of a programmable FIR filter co-processor
    Gay-Bellile, O
    Dujardin, E
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : D433 - D436
  • [43] Configurable CNN SoC Co-Processor Architecture
    Wijaya, Joshua Adiel
    Adiono, Trio
    2019 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2019, : 281 - 282
  • [44] Architecture for an advanced Java']Java co-processor
    Säntti, T
    Plosila, J
    ISSCS 2005: International Symposium on Signals, Circuits and Systems, Vols 1 and 2, Proceedings, 2005, : 501 - 504
  • [45] DReAC: A novel dynamically reconfigurable co-processor
    Song, Yu-Kun
    Gao, Ming-Lun
    Deng, Hong-Hui
    Wang, Rui
    Hu, Yong-Hua
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2007, 35 (05): : 833 - 837
  • [46] FPGA prototype of the REALJava']Java co-processor
    Sannti, Tero
    Tyystjaervi, Joonas
    Plosila, Juha
    2007 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, 2007, : 70 - +
  • [47] Analysis of parallel processing effects through a co-processor in diesel engine management system
    J. Sohn
    S. Hong
    I. Park
    J. Kwon
    W. Lee
    M. Sunwoo
    International Journal of Automotive Technology, 2015, 16 : 813 - 820
  • [48] A Unified Co-Processor Architecture for Matrix Decomposition
    Dou, Yong
    Zhou, Jie
    Wu, Gui-Ming
    Jiang, Jing-Fei
    Lei, Yuan-Wu
    Ni, Shi-Ce
    JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2010, 25 (04) : 874 - 885
  • [49] Designing a binary neural network co-processor
    Freeman, M
    Austin, J
    DSD 2005: 8th Euromicro Conference on Digital System Design, Proceedings, 2005, : 223 - 226
  • [50] Estimating the utilization of embedded FPGA co-processor
    Qu, Y
    Soininen, JP
    EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2003, : 214 - 221