A watermarking co-processor for new generation graphics processing units

被引:0
|
作者
Mohanty, Saraju P. [1 ]
Pati, Nishikanta [1 ]
Kougianos, Elias [2 ]
机构
[1] Univ N Texas, Denton, TX 76203 USA
[2] Univ N Texas, Elect Engn Technol, Denton, TX 76203 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Recent growth of high speed internet and high resolution imaging has enabled electronic storage and transfer of digital multimedia contents without resorting to the loss of quality. In order to protect the illegal reproduction of the digital multimedia elements, many researchers have suggested digital watermarking as a feasible solution. Like other signal and image processing works, digital watermarking is a computationally intensive process. For efficient, high performance, real time and low cost watermarking we propose two alternatives: (1) Using the Graphics Processing Unit (GPU) available on the modern graphics cards for the complex mathematical computations or (2) Implementing a dedicated processor chip, a coprocessor for the GPU, to accomplish the task. In this paper we present the later alternative, a coprocessor for the GPU to do multimedia watermarking for real-time applications.
引用
收藏
页码:303 / +
页数:2
相关论文
共 50 条
  • [31] Geometry Generation with L-Systems on Graphics Processing Units
    Zhang, Sulan
    Zhu, Qingsheng
    Liu, Ji
    Zeng, Lingqiu
    JOURNAL OF COMPUTATIONAL AND THEORETICAL NANOSCIENCE, 2014, 11 (01) : 196 - 209
  • [32] Random Number Generation with Entropy Sources in the Graphics Processing Units
    Yeom, Yongjin
    MATERIALS, MECHANICAL ENGINEERING AND MANUFACTURE, PTS 1-3, 2013, 268-270 : 1863 - 1868
  • [33] A Unified Co-Processor Architecture for Matrix Decomposition
    窦勇
    周杰
    邬贵明
    姜晶菲
    雷元武
    倪时策
    Journal of Computer Science & Technology, 2010, 25 (04) : 874 - 885
  • [34] A Unified Co-Processor Architecture for Matrix Decomposition
    Yong Dou
    Jie Zhou
    Gui-Ming Wu
    Jing-Fei Jiang
    Yuan-Wu Lei
    Shi-Ce Ni
    Journal of Computer Science and Technology, 2010, 25 : 874 - 885
  • [35] Simulating and Estimating the Behavior of a Neuromorphic Co-Processor
    Schuman, Catherine D.
    Pooser, Raphael
    Mintz, Tiffany
    Adnan, Md Musabbir
    Rose, Garrett S.
    Ku, Bon Woong
    Lim, Sung Kyu
    PROCEEDINGS OF 2ND INTERNATIONAL WORKSHOP ON POST MOORE'S ERA SUPERCOMPUTING (PMES 2017), 2017, : 8 - 14
  • [36] Analysis of parallel processing effects through a co-processor in diesel engine management system
    Sohn, J.
    Hong, S.
    Park, I.
    Kwon, J.
    Lee, W.
    Sunwoo, M.
    INTERNATIONAL JOURNAL OF AUTOMOTIVE TECHNOLOGY, 2015, 16 (05) : 813 - 820
  • [37] A pattern matching co-processor for network security
    Cho, YH
    Mangione-Smith, WH
    42ND DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2005, 2005, : 234 - 239
  • [38] A Multi-Algorithm Cryptographic Co-Processor
    Fronte, Daniele
    Perez, Annie
    Payrat, Eric
    IMETI 2008: INTERNATIONAL MULTI-CONFERENCE ON ENGINEERING AND TECHNOLOGICAL INNOVATION, VOL II, PROCEEDINGS, 2008, : 102 - +
  • [39] FPGA CO-PROCESSOR TARGETS EMBEDDED CONTROL
    GALLANT, J
    EDN, 1995, 40 (20) : 24 - 24
  • [40] Efficient A* Co-processor for Reconfigurable Gaming Devices
    Nery, Alexandre S.
    Sena, Alexandre C.
    2018 17TH BRAZILIAN SYMPOSIUM ON COMPUTER GAMES AND DIGITAL ENTERTAINMENT (SBGAMES 2018), 2018, : 97 - 106