Analysis of parallel processing effects through a co-processor in diesel engine management system

被引:0
|
作者
J. Sohn
S. Hong
I. Park
J. Kwon
W. Lee
M. Sunwoo
机构
[1] Hanyang University,Department of Automotive Engineering, Graduate School
[2] Hanyang University,Automotive Control & Electronics Laboratory
[3] Changwon National University,Department of Control & Instrumentation Engineering
[4] Hanyang University,Department of Automotive Engineering
关键词
Co-processor; Diesel engine; Engine management system; Fuel injection system; Processor utilization; Time processor unit;
D O I
暂无
中图分类号
学科分类号
摘要
We show that computational load can be reduced when a programmable co-processor is used for a time-critical system design. We analyze the real-time performances of a diesel engine management system by applying a programmable timer co-processor. In order to verify the performances caused by the co-processor, we investigated the timing parameters such as the process time, execution period, and processor utilization, according to a changing task structure. The processor utilizations of the tasks were found to be reduced within the range of 0.65% to 33.68% on worst-case execution period condition. These results show that an appropriate task construction considering the co-processor characteristics can lead to improvement in real-time performance from parallel processing on par with a multicore processor system even under limited conditions.
引用
收藏
页码:813 / 820
页数:7
相关论文
共 50 条
  • [1] Analysis of parallel processing effects through a co-processor in diesel engine management system
    Sohn, J.
    Hong, S.
    Park, I.
    Kwon, J.
    Lee, W.
    Sunwoo, M.
    INTERNATIONAL JOURNAL OF AUTOMOTIVE TECHNOLOGY, 2015, 16 (05) : 813 - 820
  • [2] Parallel Data Processing With Magnonic Holographic Co-Processor
    Balynsky, M.
    Gutierrez, D.
    Chiang, H.
    Khitun, A.
    Kozhevnikov, A.
    Khivintsev, Y.
    Dudko, G.
    Filimonov, Y.
    2016 IEEE INTERNATIONAL CONFERENCE ON REBOOTING COMPUTING (ICRC), 2016,
  • [3] A parallel co-processor architecture for block cipher processing
    Yu, Xue-Rong
    Dai, Zi-Bin
    Yang, Xiao-Hui
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 842 - 845
  • [4] The Design of Co-processor for the Image Processing Single Chip System
    Wu Liming
    Liu Junxiu
    Luo Yuling
    ICCIT: 2009 FOURTH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCES AND CONVERGENCE INFORMATION TECHNOLOGY, VOLS 1 AND 2, 2009, : 943 - +
  • [5] Rapid Prototyping of a co-processor based engine knock detection system
    Kirschbaum, A
    Ortmann, S
    Glesner, M
    NINTH INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING - PROCEEDINGS, 1998, : 124 - 129
  • [6] SYSTEM EMULATES CO-PROCESSOR PAIRS
    不详
    ELECTRONIC DESIGN, 1982, 30 (04) : 222 - 222
  • [7] Exploring the Vision Processing Unit as Co-processor for Inference
    Rivas-Gomez, Sergio
    Pena, Antonio J.
    Moloney, David
    Laure, Erwin
    Markidis, Stefano
    2018 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW 2018), 2018, : 589 - 598
  • [8] Efficient co-processor utilization in database query processing
    Bress, Sebastian
    Beier, Felix
    Rauhe, Hannes
    Sattler, Kai-Uwe
    Schallehn, Eike
    Saake, Gunter
    INFORMATION SYSTEMS, 2013, 38 (08) : 1084 - 1096
  • [9] Power analysis resistant AES crypto engine design for a network security co-processor
    Wu, Liji
    Ji, Yingjie
    Zhang, Xiangmin
    Li, Xiangyu
    Yang, Yongsheng
    Qinghua Daxue Xuebao/Journal of Tsinghua University, 2009, 49 (SUPPL. 2): : 2097 - 2102
  • [10] A watermarking co-processor for new generation graphics processing units
    Mohanty, Saraju P.
    Pati, Nishikanta
    Kougianos, Elias
    ICCE: 2007 DIGEST OF TECHNICAL PAPERS INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, 2007, : 303 - +