The Design of Co-processor for the Image Processing Single Chip System

被引：5
|
作者：
Wu Liming [1 ]
Liu Junxiu [1 ]
Luo Yuling [2 ]
机构：
[1] Guangdong Univ Technol, Fac Informat Engn, Guangzhou 510006, Guangdong, Peoples R China
[2] Guangdong Univ Technol, Fac Automat, Guangzhou 510006, Guangdong, Peoples R China
来源：
ICCIT: 2009 FOURTH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCES AND CONVERGENCE INFORMATION TECHNOLOGY, VOLS 1 AND 2 | 2009年
关键词：
embedded system; image processing; bitonic sort; parallel computing;
D O I：
10.1109/ICCIT.2009.26
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
The performance of a hardware/software architecture designed to perform a wide range of fast image processing tasks is evaluated and presented in this paper. The system architecture is based on Field Programmable Gate Array (FPGA) featuring soft-core processor MicroBlaze core processor and an external median filter co-processor using bitonic sort. The FPGA is based on a Xilinx Virtex-II Pro chip and is designed as a system on a programmable chip with the help of Embedded Design Kit. The system integrates the MicroBlaze, external and on chip memory, and median filter appropriate for the evaluation of the system performance. By using the median filter co-processor, the result shows that the process, speed can be accelerated more than 10X. And resources occupied are given.
引用
收藏
页码：943 / +
页数：2
相关论文
共 50 条
  • [1] Single-chip FPGA implementation of a cryptographic co-processor
    Crowe, F
    Daly, A
    Kerins, T
    Marnane, W
    2004 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2004, : 279 - 285
  • [2] A design of hardware cryptographic co-processor
    Fan, MY
    Wang, JH
    Wang, GW
    IEEE SYSTEMS, MAN AND CYBERNETICS SOCIETY INFORMATION ASSURANCE WORKSHOP, 2003, : 234 - 236
  • [3] A host/co-processor FPGA-based architecture for fast image processing
    Kalomiros, John A.
    Lygouras, John
    IDAACS 2007: PROCEEDINGS OF THE 4TH IEEE WORKSHOP ON INTELLIGENT DATA ACQUISITION AND ADVANCED COMPUTING SYSTEMS: TECHNOLOGY AND APPLICATIONS, 2007, : 373 - +
  • [4] A co-processor for real-time energy estimation of system-on-a-chip
    Haid, J
    Kaefer, G
    Steger, C
    Weiss, R
    2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, CONFERENCE PROCEEDINGS, 2002, : 99 - 102
  • [5] SYSTEM EMULATES CO-PROCESSOR PAIRS
    不详
    ELECTRONIC DESIGN, 1982, 30 (04) : 222 - 222
  • [6] An Efficient Co-Processor Design of Deformable Convolutional Network for Image Semantic Segmentation
    Chen, Kuang-Hung
    Chen, Reng-Jie
    Chung, Tai-En
    2024 11TH INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS-TAIWAN, ICCE-TAIWAN 2024, 2024, : 615 - 616
  • [7] USE OF AN 8087 CO-PROCESSOR CHIP TO SPEED UP MOLDOT
    BRUMBY, S
    JOURNAL OF CHEMICAL EDUCATION, 1988, 65 (09) : 797 - 798
  • [8] Parallel Data Processing With Magnonic Holographic Co-Processor
    Balynsky, M.
    Gutierrez, D.
    Chiang, H.
    Khitun, A.
    Kozhevnikov, A.
    Khivintsev, Y.
    Dudko, G.
    Filimonov, Y.
    2016 IEEE INTERNATIONAL CONFERENCE ON REBOOTING COMPUTING (ICRC), 2016,
  • [9] Exploring the Vision Processing Unit as Co-processor for Inference
    Rivas-Gomez, Sergio
    Pena, Antonio J.
    Moloney, David
    Laure, Erwin
    Markidis, Stefano
    2018 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW 2018), 2018, : 589 - 598
  • [10] Efficient co-processor utilization in database query processing
    Bress, Sebastian
    Beier, Felix
    Rauhe, Hannes
    Sattler, Kai-Uwe
    Schallehn, Eike
    Saake, Gunter
    INFORMATION SYSTEMS, 2013, 38 (08) : 1084 - 1096
12345