The Design of Co-processor for the Image Processing Single Chip System

被引：5
|
作者：
Wu Liming [1 ]
Liu Junxiu [1 ]
Luo Yuling [2 ]
机构：
[1] Guangdong Univ Technol, Fac Informat Engn, Guangzhou 510006, Guangdong, Peoples R China
[2] Guangdong Univ Technol, Fac Automat, Guangzhou 510006, Guangdong, Peoples R China
来源：
ICCIT: 2009 FOURTH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCES AND CONVERGENCE INFORMATION TECHNOLOGY, VOLS 1 AND 2 | 2009年
关键词：
embedded system; image processing; bitonic sort; parallel computing;
D O I：
10.1109/ICCIT.2009.26
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
The performance of a hardware/software architecture designed to perform a wide range of fast image processing tasks is evaluated and presented in this paper. The system architecture is based on Field Programmable Gate Array (FPGA) featuring soft-core processor MicroBlaze core processor and an external median filter co-processor using bitonic sort. The FPGA is based on a Xilinx Virtex-II Pro chip and is designed as a system on a programmable chip with the help of Embedded Design Kit. The system integrates the MicroBlaze, external and on chip memory, and median filter appropriate for the evaluation of the system performance. By using the median filter co-processor, the result shows that the process, speed can be accelerated more than 10X. And resources occupied are given.
引用
收藏
页码：943 / +
页数：2
相关论文
共 50 条
  • [31] High-Speed Shortest Path Co-processor Design
    Idris, Mohd Yamani Idna
    Abu Bakar, Suraya
    Tamil, Emran Mohd
    Razak, Zaidi
    Noor, Noorzaily Mohamed
    2009 THIRD ASIA INTERNATIONAL CONFERENCE ON MODELLING & SIMULATION, VOLS 1 AND 2, 2009, : 626 - 631
  • [32] Co-design System for Template Matching using Dedicated Co-processor and Particle Swarm Optimization
    Tavares, Yuri Marchetti
    Nedjah, Nadia
    Mourelle, Luiza de Macedo
    2017 IEEE 8TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2017,
  • [33] Design of FPGA Based Convolutional Neural Network Co-Processor
    Yang Y.
    Zhang G.
    Liang F.
    He P.
    Wu B.
    Gao Z.
    Hsi-An Chiao Tung Ta Hsueh/Journal of Xi'an Jiaotong University, 2018, 52 (07): : 153 - 159
  • [34] Design a Co-processor for Output Probability Calculation in Speech Recognition
    Li, Peng
    Tang, Hua
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 369 - 372
  • [35] An FPGA Co-Processor for Adaptive Lane Departure Warning System
    Wang, Wei
    Huang, Xinming
    2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 1380 - 1383
  • [36] Architecture of an image rendering co-processor for MPEG-4 systems
    Berekovic, M
    Pirsch, P
    Selinger, T
    Wels, KI
    Miro, C
    Lafage, A
    Heer, C
    Ghigo, G
    IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, PROCEEDINGS, 2000, : 15 - 24
  • [37] A GRAPHICS CO-PROCESSOR AND ITS DISPLAY PROCESSOR ICS
    QUEINNEC, O
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1987, 33 (04) : 551 - 556
  • [38] Biometric co-processor for an authentication system using iris biometrics
    Liu-Jimenez, J
    Sanchez-Reillo, R
    Sanchez-Avila, C
    38TH ANNUAL 2004 INTERNATIONAL CARNAHAN CONFERENCE ON SECURITY TECHNOLOGY, PROCEEDINGS, 2004, : 131 - 135
  • [39] Co-design System for Template Matching using Dedicated Co-processor and modified Elephant Herding Optimization
    Cardoso, Alexandre de Vasconcelos
    Nedjah, Nadia
    Mourelle, Luiza de Macedo
    Tavares, Yuri Marchetti
    2018 IEEE 9TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2018, : 206 - 209
  • [40] Design and implementation of a Co-Processor for providing data protection in embedded systems
    Durga, GV
    Islam, S
    Sachid, AB
    Meera, P
    INDICON 2005 Proceedings, 2005, : 446 - 449
12345