FPGA prototype of the REALJava']Java co-processor

被引:0
|
作者
Sannti, Tero [1 ,2 ]
Tyystjaervi, Joonas [1 ,2 ]
Plosila, Juha [2 ,3 ]
机构
[1] Turku Ctr Comp Sci, Turku, Finland
[2] Univ Turku, Dept Informat Technol, SF-20500 Turku, Finland
[3] Acad Finland, Res Council Nat Sci & Engn, Helsinki, Finland
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents the FPGA prototype of the REALJava co-processor. The virtual machine architecture is described along with the modifications required in the FPGA environment. The FPGA prototype is relevant, as it allows a realistic throughput between the CPU and the co-processor and provides the whole system with a more realistic CPU performance in respect to embedded environments. Our co-processor is designed in a highly modular fashion, especially separating the communication from the actual core. This modularity of the design makes the co-processor more reusable and allows system level scalability. This work is a part of a project focusing on design of an advanced Java co-processor for Java intensive SoC applications.
引用
收藏
页码:70 / +
页数:2
相关论文
共 50 条
  • [1] Architecture for an advanced Java']Java co-processor
    Säntti, T
    Plosila, J
    ISSCS 2005: International Symposium on Signals, Circuits and Systems, Vols 1 and 2, Proceedings, 2005, : 501 - 504
  • [2] Communication scheme for an advanced Java']Java co-processor
    Säntti, T
    Plosila, J
    22ND NORCHIP CONFERENCE, PROCEEDINGS, 2004, : 229 - 232
  • [3] Instruction folding for an asynchronous Java']Java co-processor
    Santti, Tero
    Plosila, Juha
    2005 International Symposium on System-On-Chip, Proceedings, 2005, : 18 - 21
  • [4] FPGA CO-PROCESSOR TARGETS EMBEDDED CONTROL
    GALLANT, J
    EDN, 1995, 40 (20) : 24 - 24
  • [5] An FPGA Co-Processor Implementation of Homomorphic Encryption
    Cousins, David Bruce
    Golusky, John
    Rohloff, Kurt
    Sumorok, Daniel
    2014 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2014,
  • [6] Estimating the utilization of embedded FPGA co-processor
    Qu, Y
    Soininen, JP
    EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2003, : 214 - 221
  • [7] Design of packet classification co-processor with FPGA
    Wang, YG
    Yan, TX
    ESA '05: PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS AND APPLICATIONS, 2005, : 88 - 94
  • [8] Real time flow control for an advanced Java']Java co-processor
    Santti, Tero
    Plosila, Juha
    Norchip 2005, Proceedings, 2005, : 20 - 23
  • [9] FPGA Implementation of AES Co-processor in Counter Mode
    Singh, Balwinder
    Kaur, Harpreet
    Monga, Himanshu
    INFORMATION PROCESSING AND MANAGEMENT, 2010, 70 : 491 - +
  • [10] Hi-performance co-processor based on FPGA
    Gromilin, GI
    Devjatajkin, AM
    Lysakov, KF
    Shadrin, MJ
    Proceedings of the Second IASTED International Multi-Conference on Automation, Control, and Information Technology - Automation, Control, and Applications, 2005, : 89 - 92