Hi-performance co-processor based on FPGA

被引：0

作者：

Gromilin, GI ^{[1
]}

Devjatajkin, AM ^{[1
]}

Lysakov, KF ^{[1
]}

Shadrin, MJ ^{[1
]}

机构：

[1] Russian Acad Sci, Inst Automat & Electrometry, SB, Novosibirsk 630090, Russia

来源：

Proceedings of the Second IASTED International Multi-Conference on Automation, Control, and Information Technology - Automation, Control, and Applications | 2005年

关键词：

FPGA; high-performance processing; hardware; automation; algorithm; processor; digital signal processing;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

This report presents hi-performance co-processor based on FPGA. This co-processor is a board which includes various communication possibilities (input/output parallel ports) and interface PCI-X and DDR memory. This co-processor has possibility of standalone work. All calculations are performed on Xilinx FPGA -Virtex2. It allows to estimate peak performance up to 50 billions operations of integer multiply/accumulate per second. Also report presents realization of some mathematics image processing algorithm on creating device. It is linear filtering any points width (at first it is 7 points) and integer matching of entire frames or part of them. To find interesting objects (their size is less than image discrete) extremums finding algorithm was realized. All algorithms developed adapted to FPGA architecture. They used RAM blocks and multipliers on crystal, creating internal pipelines and other to increase performance.

引用

页码：89 / 92

页数：4

共 50 条

[1] High performance FPGA based elliptic curve cryptographic co-processor
Lutz, J
Hasan, A
ITCC 2004: INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: CODING AND COMPUTING, VOL 2, PROCEEDINGS, 2004, : 486 - 492
[2] The Realization of FFT Algorithm based on FPGA Co-processor
He, Hongjiang
Guo, Hui
2008 INTERNATIONAL SYMPOSIUM ON INTELLIGENT INFORMATION TECHNOLOGY APPLICATION, VOL III, PROCEEDINGS, 2008, : 239 - 243
[3] FPGA based agile algorithm-on-demand co-processor
Pradeep, R
Vinay, S
Burman, S
Kamakoti, V
DESIGNERS' FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2005, : 82 - 83
[4] An FPGA based co-processor for GLCM texture features measurement
Tahir, MA
Roula, MA
Bouridane, A
Kurugollu, E
Amira, A
ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2003, : 1006 - 1009
[5] Design of FPGA Based Convolutional Neural Network Co-Processor
Yang Y.
Zhang G.
Liang F.
He P.
Wu B.
Gao Z.
Hsi-An Chiao Tung Ta Hsueh/Journal of Xi'an Jiaotong University, 2018, 52 (07): : 153 - 159
[6] FPGA CO-PROCESSOR TARGETS EMBEDDED CONTROL
GALLANT, J
EDN, 1995, 40 (20) : 24 - 24
[7] An FPGA Co-Processor Implementation of Homomorphic Encryption
Cousins, David Bruce
Golusky, John
Rohloff, Kurt
Sumorok, Daniel
2014 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2014,
[8] FPGA prototype of the REALJava']Java co-processor
Sannti, Tero
Tyystjaervi, Joonas
Plosila, Juha
2007 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, 2007, : 70 - +
[9] Estimating the utilization of embedded FPGA co-processor
Qu, Y
Soininen, JP
EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2003, : 214 - 221
[10] Design of packet classification co-processor with FPGA
Wang, YG
Yan, TX
ESA '05: PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS AND APPLICATIONS, 2005, : 88 - 94

← 1 2 3 4 5 →