FPGA prototype of the REALJava']Java co-processor

被引:0
|
作者
Sannti, Tero [1 ,2 ]
Tyystjaervi, Joonas [1 ,2 ]
Plosila, Juha [2 ,3 ]
机构
[1] Turku Ctr Comp Sci, Turku, Finland
[2] Univ Turku, Dept Informat Technol, SF-20500 Turku, Finland
[3] Acad Finland, Res Council Nat Sci & Engn, Helsinki, Finland
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents the FPGA prototype of the REALJava co-processor. The virtual machine architecture is described along with the modifications required in the FPGA environment. The FPGA prototype is relevant, as it allows a realistic throughput between the CPU and the co-processor and provides the whole system with a more realistic CPU performance in respect to embedded environments. Our co-processor is designed in a highly modular fashion, especially separating the communication from the actual core. This modularity of the design makes the co-processor more reusable and allows system level scalability. This work is a part of a project focusing on design of an advanced Java co-processor for Java intensive SoC applications.
引用
收藏
页码:70 / +
页数:2
相关论文
共 50 条
  • [41] A co-processor FPGA platform for the implementation of real-time model predictive control
    Bleris, Leonidas G.
    Vouzis, Panagiotis D.
    Arnold, Mark G.
    Kothare, Mayuresh V.
    2006 AMERICAN CONTROL CONFERENCE, VOLS 1-12, 2006, 1-12 : 1912 - +
  • [42] A Novel AES-256 Implementation on FPGA using Co-processor based Architecture
    Sau, Suman
    Paul, Rourab
    Biswas, Tanmay
    Chakrabarti, Amlan
    PROCEEDINGS OF THE 2012 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI'12), 2012, : 632 - 638
  • [43] Reconfigurable co-processor for software acceleration
    Electronic Product Design, 1997, 18 (11):
  • [44] A design of hardware cryptographic co-processor
    Fan, MY
    Wang, JH
    Wang, GW
    IEEE SYSTEMS, MAN AND CYBERNETICS SOCIETY INFORMATION ASSURANCE WORKSHOP, 2003, : 234 - 236
  • [45] Practical experiences with the SPARXIL co-processor
    Koch, A
    Golze, U
    THIRTY-FIRST ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 1998, : 394 - 398
  • [46] Magnonic active ring co-processor
    Balynsky, Mykhaylo
    Khivintsev, Yuri
    Kozhevnikov, Alexander
    Nikulin, Yuri
    Sakharov, Valentin
    Filimonov, Yuri
    Khitun, Alexander
    JOURNAL OF APPLIED PHYSICS, 2023, 133 (02)
  • [47] SYSTEM EMULATES CO-PROCESSOR PAIRS
    不详
    ELECTRONIC DESIGN, 1982, 30 (04) : 222 - 222
  • [48] A novel reconfigurable co-processor architecture
    Aggarwal, G
    Thaper, N
    Aggarwal, K
    Balakrishnan, M
    Kumar, S
    TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 370 - 375
  • [49] Hardware/software co-design of a Java']Java co-processor for a 32-bit RISC system and the implementation of the hardware partition
    Fang, W
    Yu, Y
    Hou, XF
    Hao, M
    Dian, H
    2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 243 - 246
  • [50] An integrated co-processor architecture for a smartcard
    Inst. Appl. Info. Proc. and Commun., Graz University of Technology, Klosterwiesgasse 32/1, A-8010 Graz, Austria
    J Network Comput Appl, 4 (323-337):