Design optimization of gate-silicided ESD NMOSFETs in a 45 nm bulk CMOS technology

被引：2
|
作者：
Alvarez, David [1 ]
Chatty, Kiran [2 ]
Russ, Christian [1 ]
Abou-Khalil, Michel J. [2 ]
Li, Junjun [2 ]
Gauthier, Robert [2 ]
Esmark, Kai [1 ]
Halbach, Ralph [2 ]
Seguin, Christopher [2 ]
机构：
[1] Infineon Technol, D-85579 Am Campeon, Neubiberg, Germany
[2] IBM Corp, Semicond Res Ctr, Essex Jct, VT 05452 USA
来源：
MICROELECTRONICS RELIABILITY | 2009年 / 49卷 / 12期
关键词：
D O I：
10.1016/j.microrel.2009.06.051
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Decrease of the drain silicide-blocking-to-gate spacing in gate-silicided-ESD-NMOSFETs improves the TLP and HBM failure levels up to 30%, while no effect is observed when decreasing the source silicide-blocking-to-gate spacing. Failure analysis and simulation results show that current crowding in the drain silicide region accounts for the difference in failure current for the devices. (C) 2009 Elsevier Ltd. All rights reserved.
引用
收藏
页码：1417 / 1423
页数：7
相关论文
共 50 条
  • [31] Stress Modulation Technology for 45 nm-Gate-CMOS Strained by a Compressive SiN Film
    Luo, Qian
    Zhao, Di
    Wang, Xiangzhan
    Yu, Qi
    Cui, Wei
    Tan, Kaizhou
    NANOSCIENCE AND NANOTECHNOLOGY LETTERS, 2015, 7 (03) : 248 - 251
  • [32] Characterization and analysis of gate-induced-drain-leakage current in 45 nm CMOS technology
    Yuan, Xiaobin
    Park, Jae-Eun
    Wang, Jing
    Zhao, Enhai
    Ahlgren, David
    Hook, Terence
    Yuan, Jun
    Chan, Victor
    Shang, Huiling
    Liang, Chu-Hsin
    Lindsay, Richard
    Park, Sungjoon
    Choo, Hyotae
    2007 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT, 2007, : 70 - +
  • [33] Performance analysis of novel domino XNOR gate in sub 45nm CMOS technology
    1600, World Scientific and Engineering Academy and Society, Ag. Ioannou Theologou 17-23, Zographou, Athens, 15773, Greece (12):
  • [34] Design Optimization of MV-NMOS to Improve Holding Voltage of a 28nm CMOS Technology ESD Power Clamp
    Karalkar, Sagar P.
    Ganesan, Vishal
    Paul, Milova
    Hwang, KyongJin
    Gauthier, Robert
    2021 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2021,
  • [35] Design and Optimization of ESD P-Direction Diode in Bulk FinFET Technology
    Li, You
    Miao, Meng
    Gauthier, Robert
    2018 40TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2018,
  • [36] High performance transistors featured in an aggressively scaled 45nm bulk CMOS technology
    Luo, Z.
    Rovedo, N.
    Ong, S.
    Phoong, B.
    Eller, M.
    Utomo, H.
    Ryou, C.
    Wang, H.
    Stierstorfer, R.
    Clevenger, L.
    Kim, S.
    Toomey, J.
    Sciacca, D.
    Li, J.
    Wille, W.
    Zhaol, L.
    Teo, L.
    Dyer, T.
    Fang, S.
    Yan, J.
    Kwon, O.
    Kwon, O.
    Park, D.
    Holt, J.
    Han, J.
    Chan, V.
    Yuan, J.
    Kebede, T.
    Lee, H.
    Kim, S.
    Lee, S.
    Vayshenker, A.
    Yang, Z.
    Tian, C.
    Ng, H.
    Shang, H.
    Hierlemann, M.
    Ku, J.
    Sudijonol, J.
    Ieong, M.
    2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2007, : 16 - +
  • [37] ESD protection for sub-45 nm MugFET technology
    Natarajan, M. I.
    Thijs, S.
    Trmouilles, D.
    Linten, D.
    Collaert, N.
    Jurczak, M.
    Groeseneken, G.
    IPFA 2007: PROCEEDINGS OF THE 14TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2007, : 159 - +
  • [38] Technology scaling effects on the ESD design parameters in sub-100nm CMOS transistors
    Boselli, G
    Rodriguez, J
    Duvvury, C
    Reddy, V
    Chidambaram, PR
    Hornung, B
    2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 507 - 510
  • [39] Process Control for 45 nm CMOS logic gate patterning
    Le Gratiet, Bertrand
    Gouraud, Pascal
    Aparicio, Enrique
    Babaud, Laurene
    Dabertrand, Karen
    Touchet, Mathieu
    Kremer, Stephanie
    Chaton, Catherine
    Foussadier, Franck
    Sundermann, Frank
    Massin, Jean
    Chapon, Jean-Damien
    Gatefait, Maxime
    Minghetti, Blandine
    de-Caunes, Jean
    Boutin, Daniel
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXII, PTS 1 AND 2, 2008, 6922 (1-2):
  • [40] Work function tuning through dopant scanning and related effects in Ni fully silicided gate for sub-45nm nodes CMOS
    Aimé, D
    Froment, B
    Cacho, F
    Carron, V
    Descombes, S
    Morand, Y
    Emonet, N
    Wacquant, F
    Farjot, T
    Jullian, S
    Laviron, C
    Juhel, M
    Pantel, R
    Molins, R
    Delille, D
    Halimaoui, A
    Bensahel, D
    Souifi, A
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 87 - 90
12345