Parallel Blob Extraction Using the Multi-core Cell Processor

被引:0
|
作者
Kumar, Praveen [1 ]
Palaniappan, Kannappan [1 ]
Mittal, Ankush [2 ]
Seetharaman, Guna [3 ]
机构
[1] Univ Missouri, Dept Comp Sci, Columbia, MO 65211 USA
[2] Indian Inst Technol, Dept Elect & Comp Engn, Roorkee, Uttar Pradesh, India
[3] Air Force Res Lab, Informat Directorate, 13441 Rome, Italy
关键词
RETRIEVAL; IMAGES;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The rapid increase in pixel density and frame rates of modern imaging sensors is accelerating the demand for fine-grained and embedded parallelization strategies to achieve real-time implementations for video analysis. The IBM Cell Broadband Engine (BE) processor has an appealing multi-core chip architecture with multiple programming models suitable for accelerating multimedia and vector processing applications. This paper describes two parallel algorithms for blob extraction in video sequences: binary morphological operations and connected components labeling (CCL), both optimized for the Cell-BE processor. Novel parallelization and explicit instruction level optimization techniques are described for fully exploiting the computational capacity of the Synergistic Processing Elements (SPEs) on the Cell processor. Experimental results show significant speedups ranging from a factor of nearly 300 for binary morphology to a factor of 8 for COL in comparison to equivalent sequential implementations applied to High Definition (HD) video.
引用
收藏
页码:320 / +
页数:3
相关论文
共 50 条
  • [41] On The Efficiency of Multi-core Grammatical Evolution (MCGE) Evolving Multi-Core Parallel Programs
    Chennupati, Gopinath
    Fitzgerald, Jeannie
    Ryan, Conor
    2014 SIXTH WORLD CONGRESS ON NATURE AND BIOLOGICALLY INSPIRED COMPUTING (NABIC), 2014, : 238 - 243
  • [42] PARALLEL FPGA TECHNOLOGY MAPPING USING MULTI-CORE ARCHITECTURES
    Kennings, Andrew
    Ravishankar, Chirag
    2011 24TH CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2011, : 274 - 279
  • [43] Algorithm for Object Detection using Multi-Core Parallel Computation
    Ma, Yongjun
    Wu, Wenxu
    He, Qiangqiang
    2011 AASRI CONFERENCE ON ARTIFICIAL INTELLIGENCE AND INDUSTRY APPLICATION (AASRI-AIIA 2011), VOL 1, 2011, : 291 - 294
  • [44] The design and implementation of a first-generation CELL processor - A multi-core SoC
    Pham, D
    Asano, S
    Bolliger, M
    Day, MN
    Hofstee, HP
    Johns, C
    Kahle, J
    Kameyama, A
    Keaty, J
    Masubuchi, Y
    Riley, M
    Shippy, D
    Stasiak, D
    Suzuoki, M
    Wang, M
    Warnock, J
    Weitzel, S
    Wendel, D
    Yamazaki, T
    Yazawa, K
    2005 International Conference on Integrated Circuit Design and Technology, 2005, : 49 - 52
  • [45] Parallel Subspace Clustering Using Multi-core and Many-core Architectures
    Datta, Amitava
    Kaur, Amardeep
    Lauer, Tobias
    Chabbouh, Sami
    NEW TRENDS IN DATABASES AND INFORMATION SYSTEMS, ADBIS 2017, 2017, 767 : 213 - 223
  • [46] POWER7™, a Highly Parallel, Scalable Multi-Core High End Server Processor
    Wendel, Dieter F.
    Kalla, Ron
    Warnock, James
    Cargnoni, Robert
    Chu, Sam G.
    Clabes, Joachim G.
    Dreps, Daniel
    Hrusecky, David
    Friedrich, Josh
    Islam, Saiful
    Kahle, Jim
    Leenstra, Jens
    Mittal, Gaurav
    Paredes, Jose
    Pille, Juergen
    Restle, Phillip J.
    Sinharoy, Balaram
    Smith, George
    Starke, William J.
    Taylor, Scott
    Van Norstrand, A. James, Jr.
    Weitzel, Stephen
    Williams, Phillip G.
    Zyuban, Victor
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (01) : 145 - 161
  • [47] A Performance evaluation of a Probabilistic Parallel Genetic Algorithm: FPGA vs. Multi-core Processor
    Jewajinda, Yutana
    2013 INTERNATIONAL COMPUTER SCIENCE AND ENGINEERING CONFERENCE (ICSEC), 2013, : 298 - 301
  • [48] High-Speed Realization of Parallel Algorithm for Hash Computation On Multi-Core Cryptographic Processor
    Dai, Qiang
    Dai, Zibin
    Wang, Zhouchuang
    Li, Wei
    PROCEEDINGS OF 2016 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM), 2016, : 223 - 227
  • [49] Optimal processor dynamic-energy reduction for parallel workloads on heterogeneous multi-core architectures
    Barros, C. A.
    Silveira, L. F. Q.
    Valderrama, C. A.
    Xavier-de-Souza, S.
    MICROPROCESSORS AND MICROSYSTEMS, 2015, 39 (06) : 418 - 425
  • [50] POWER7™, a highly parallel, scalable multi-core high end server processor
    IBM Research and Development GmbH, Boeblingen 71032, Germany
    不详
    不详
    不详
    IEEE J Solid State Circuits, 1600, 1 (145-161):