Parallel Blob Extraction Using the Multi-core Cell Processor

被引:0
|
作者
Kumar, Praveen [1 ]
Palaniappan, Kannappan [1 ]
Mittal, Ankush [2 ]
Seetharaman, Guna [3 ]
机构
[1] Univ Missouri, Dept Comp Sci, Columbia, MO 65211 USA
[2] Indian Inst Technol, Dept Elect & Comp Engn, Roorkee, Uttar Pradesh, India
[3] Air Force Res Lab, Informat Directorate, 13441 Rome, Italy
关键词
RETRIEVAL; IMAGES;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The rapid increase in pixel density and frame rates of modern imaging sensors is accelerating the demand for fine-grained and embedded parallelization strategies to achieve real-time implementations for video analysis. The IBM Cell Broadband Engine (BE) processor has an appealing multi-core chip architecture with multiple programming models suitable for accelerating multimedia and vector processing applications. This paper describes two parallel algorithms for blob extraction in video sequences: binary morphological operations and connected components labeling (CCL), both optimized for the Cell-BE processor. Novel parallelization and explicit instruction level optimization techniques are described for fully exploiting the computational capacity of the Synergistic Processing Elements (SPEs) on the Cell processor. Experimental results show significant speedups ranging from a factor of nearly 300 for binary morphology to a factor of 8 for COL in comparison to equivalent sequential implementations applied to High Definition (HD) video.
引用
收藏
页码:320 / +
页数:3
相关论文
共 50 条
  • [31] FPGA Verification for Heterogeneous Multi-Core Processor
    Li X.
    Tang Z.
    Li W.
    Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2021, 58 (12): : 2684 - 2695
  • [32] Multi-Core Processor Based Parallel Implementation For Finding Distribution Vectors In Markov Processes
    Ismail, Muhammad Ali
    2013 SAUDI INTERNATIONAL ELECTRONICS, COMMUNICATIONS AND PHOTONICS CONFERENCE (SIECPC), 2013,
  • [33] Directory cache design for multi-core processor
    State Key Laboratory of High-End Server & Storage Technology , Beijing
    100085, China
    Jisuanji Yanjiu yu Fazhan, 6 (1242-1253):
  • [34] Parallel algorithms for structure transient analysis based on heterogeneous multi-core processor architecture
    Yu G.
    Lou Y.
    Li J.
    Jin X.
    Zhendong yu Chongji/Journal of Vibration and Shock, 2023, 42 (06): : 152 - 158
  • [35] Virtual Aggregated Processor in Multi-core Computers
    Huang, Z.
    Trotman, A.
    Zhang, J.
    Jia, X.
    Nowostawski, M.
    Rountree, N.
    Werstein, P.
    PDCAT 2008: NINTH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES, PROCEEDINGS, 2008, : 481 - +
  • [36] Parallel video surveillance on the multi-core cell broadband engine
    Rabie, Tamer
    Kidwai, Hashir Karim
    Sibai, Fadi N.
    INTERNATIONAL JOINT CONFERENCE ON COMPUTATIONAL SCIENCES AND OPTIMIZATION, VOL 1, PROCEEDINGS, 2009, : 85 - 89
  • [37] Efficient Multimedia Data Protection using a Multi-Core Embedded Processor
    Lee, Eun-Ji
    Lee, Sung-Ju
    Chung, Yongwha
    Kim, Hakjae
    ISCE: 2009 IEEE 13TH INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS, VOLS 1 AND 2, 2009, : 574 - +
  • [38] PARALLEL EDGE DETECTION ON THE MULTI-CORE CELL BROADBAND ENGINE
    Kidwai, Hashir Karim
    Sibai, Fadi N.
    Rabie, Tamer
    IIT: 2008 INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION TECHNOLOGY, 2008, : 86 - 90
  • [39] Multi-core Parallel of Photon Mapping
    He, Huaiqing
    Wang, Tianbao
    Xu, Qing
    Xing, Yaoyu
    VISUAL INFORMATION COMMUNICATION, 2010, : 365 - +
  • [40] Algorithm for Object Detection using Multi-Core Parallel Computation
    Ma, Yongjun
    Wu, Wenxu
    He, Qiangqiang
    2012 INTERNATIONAL CONFERENCE ON MEDICAL PHYSICS AND BIOMEDICAL ENGINEERING (ICMPBE2012), 2012, 33 : 455 - 461