Parallel Blob Extraction Using the Multi-core Cell Processor

被引:0
|
作者
Kumar, Praveen [1 ]
Palaniappan, Kannappan [1 ]
Mittal, Ankush [2 ]
Seetharaman, Guna [3 ]
机构
[1] Univ Missouri, Dept Comp Sci, Columbia, MO 65211 USA
[2] Indian Inst Technol, Dept Elect & Comp Engn, Roorkee, Uttar Pradesh, India
[3] Air Force Res Lab, Informat Directorate, 13441 Rome, Italy
关键词
RETRIEVAL; IMAGES;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The rapid increase in pixel density and frame rates of modern imaging sensors is accelerating the demand for fine-grained and embedded parallelization strategies to achieve real-time implementations for video analysis. The IBM Cell Broadband Engine (BE) processor has an appealing multi-core chip architecture with multiple programming models suitable for accelerating multimedia and vector processing applications. This paper describes two parallel algorithms for blob extraction in video sequences: binary morphological operations and connected components labeling (CCL), both optimized for the Cell-BE processor. Novel parallelization and explicit instruction level optimization techniques are described for fully exploiting the computational capacity of the Synergistic Processing Elements (SPEs) on the Cell processor. Experimental results show significant speedups ranging from a factor of nearly 300 for binary morphology to a factor of 8 for COL in comparison to equivalent sequential implementations applied to High Definition (HD) video.
引用
收藏
页码:320 / +
页数:3
相关论文
共 50 条
  • [21] Parallel logic simulation using multi-core workstations
    Hahanov, Vladimir
    Obrizan, Volodymyr
    Gavryushenko, Andrey
    Mikhtonyuk, Sergey
    2007 PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE ON THE EXPERIENCE OF DESIGNING AND APPLICATION OF CAD SYSTEMS IN MICROELECTRONICS, 2007, : 256 - 257
  • [22] Monte Carlo implementation of financial simulation on CELL/BE multi-core processor
    Larsson, Jonas
    MATHEMATICS AND COMPUTERS IN SIMULATION, 2010, 81 (03) : 578 - 587
  • [24] Development of a simultaneously threaded multi-core processor
    Zaghloul, SS
    Mudawar, M
    Darwish, MG
    ENABLING TECHNOLOGIES FOR THE NEW KNOWLEDGE SOCIETY, 2005, : 913 - 927
  • [25] A Reconfigurable Audio Beamforming Multi-Core Processor
    Theodoropoulos, Dimitris
    Kuzmanov, Georgi
    Gaydadjiev, Georgi
    RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2011, 6578 : 3 - 15
  • [26] Process Synchronization in Multiprocessor and Multi-core Processor
    Rahman, Mohammed Mahmudur
    2012 INTERNATIONAL CONFERENCE ON INFORMATICS, ELECTRONICS & VISION (ICIEV), 2012, : 554 - 559
  • [27] A Cache Utility Monitor for Multi-core Processor
    Fang, Juan
    Cheng, Yan-Jin
    Cai, Min
    Chang, Ze-Qing
    PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATION AND SENSOR NETWORKS (WCSN 2016), 2016, 44 : 561 - 565
  • [28] Memory system design for a multi-core processor
    Guo, Jianjun
    Lai, Mingche
    Pang, Zhengyuan
    Huang, Libo
    Chen, Fangyuan
    Dai, Kui
    Wang, Zhiying
    CISIS 2008: THE SECOND INTERNATIONAL CONFERENCE ON COMPLEX, INTELLIGENT AND SOFTWARE INTENSIVE SYSTEMS, PROCEEDINGS, 2008, : 601 - 606
  • [29] the Review of Cache Partitioning in Multi-core Processor
    Li, Shuo
    Xu, Gaochao
    Dong, Yushuang
    Wu, Feng
    ADVANCED MEASUREMENT AND TEST, PARTS 1 AND 2, 2010, 439-440 : 1223 - +
  • [30] FPGA-BASED MULTI-CORE PROCESSOR
    Wojcik, Wojciech
    Dlugopolski, Jacek
    COMPUTER SCIENCE-AGH, 2013, 14 (03): : 459 - 474