Process Synchronization in Multiprocessor and Multi-core Processor

被引:0
|
作者
Rahman, Mohammed Mahmudur [1 ]
机构
[1] IIUC, Dept CSE, Chittagong, Bangladesh
关键词
Synchronization; Multiprocessors; Multi-core processors; Deadlock; Semaphores; Mutexes;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The goal of this paper is to review some of the several approaches that have been proposed in recent years to address the synchronization problems in both multiprocessor and the multi-core processor. Here also propose some synchronization model to address the challenges faced by synchronization mechanisms on modern parallel computing architectures. Shared-memory multiprocessors are frequently used as compute servers with multiple parallel applications executing at the same time. In such environments, the efficiency of a parallel application can be significantly affected by the operating system scheduling policy. In this paper, we use detailed simulation studies to evaluate the performance of several different scheduling strategies, these include regular priority scheduling, co-scheduling or gang scheduling, process control with processor partitioning, handoff scheduling, and affinity-based scheduling. We also explore tradeoffs between the use of busy-waiting and blocking synchronization primitives and their interactions with the scheduling strategies.
引用
收藏
页码:554 / 559
页数:6
相关论文
共 50 条
  • [1] Multi-Core Intra-Process Clock Synchronization
    Coleman, James
    Newman, Clark
    Lee, Yann-Hang
    INTERNATIONAL IEEE SYMPOSIUM ON PRECISION CLOCK SYNCHRONIZATION FOR MEASUREMENT, CONTROL, & COMMUNICATION (IEEE ISPCS 2021), 2021,
  • [2] Data driven multi-core processor
    Bi, Z. (zhuo.bi@shu.edu.cn), 1600, Shanghai Jiaotong University (47):
  • [3] Evaluating MapReduce for multi-core and multiprocessor systems
    Ranger, Colby
    Raghuraman, Ramanan
    Penmetsa, Arun
    Bradski, Gary
    Kozyrakis, Christos
    THIRTEENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2007, : 13 - +
  • [4] Multi-Core Processor Scheduling Algorithm under The Influence Of Process Variation
    Wei, Xiaohui
    Su, Lishuang
    Tan, Jingweijia
    PROCEEDINGS OF THE 2018 2ND INTERNATIONAL CONFERENCE ON ALGORITHMS, COMPUTING AND SYSTEMS (ICACS 2018), 2018, : 7 - 13
  • [5] A Secondary Synchronization Signal Detection Implementation for LTE Downlink on a Multi-core Processor Platform
    Yu, Xueqiu
    He, Maofei
    Yu, Zhiyi
    Zeng, Xiaoyang
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 1275 - 1277
  • [6] Process Synchronization in Multi-core Systems Using On-Chip Memories
    Joseph, Arun
    Dhanwada, Nagu R.
    2014 27TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2014 13TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID 2014), 2014, : 210 - 215
  • [7] Development of a simultaneously threaded multi-core processor
    Zaghloul, SS
    Mudawar, M
    Darwish, MG
    ENABLING TECHNOLOGIES FOR THE NEW KNOWLEDGE SOCIETY, 2005, : 913 - 927
  • [8] A Reconfigurable Audio Beamforming Multi-Core Processor
    Theodoropoulos, Dimitris
    Kuzmanov, Georgi
    Gaydadjiev, Georgi
    RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2011, 6578 : 3 - 15
  • [9] A Cache Utility Monitor for Multi-core Processor
    Fang, Juan
    Cheng, Yan-Jin
    Cai, Min
    Chang, Ze-Qing
    PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATION AND SENSOR NETWORKS (WCSN 2016), 2016, 44 : 561 - 565
  • [10] Memory system design for a multi-core processor
    Guo, Jianjun
    Lai, Mingche
    Pang, Zhengyuan
    Huang, Libo
    Chen, Fangyuan
    Dai, Kui
    Wang, Zhiying
    CISIS 2008: THE SECOND INTERNATIONAL CONFERENCE ON COMPLEX, INTELLIGENT AND SOFTWARE INTENSIVE SYSTEMS, PROCEEDINGS, 2008, : 601 - 606