Process Synchronization in Multiprocessor and Multi-core Processor

被引:0
|
作者
Rahman, Mohammed Mahmudur [1 ]
机构
[1] IIUC, Dept CSE, Chittagong, Bangladesh
关键词
Synchronization; Multiprocessors; Multi-core processors; Deadlock; Semaphores; Mutexes;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The goal of this paper is to review some of the several approaches that have been proposed in recent years to address the synchronization problems in both multiprocessor and the multi-core processor. Here also propose some synchronization model to address the challenges faced by synchronization mechanisms on modern parallel computing architectures. Shared-memory multiprocessors are frequently used as compute servers with multiple parallel applications executing at the same time. In such environments, the efficiency of a parallel application can be significantly affected by the operating system scheduling policy. In this paper, we use detailed simulation studies to evaluate the performance of several different scheduling strategies, these include regular priority scheduling, co-scheduling or gang scheduling, process control with processor partitioning, handoff scheduling, and affinity-based scheduling. We also explore tradeoffs between the use of busy-waiting and blocking synchronization primitives and their interactions with the scheduling strategies.
引用
收藏
页码:554 / 559
页数:6
相关论文
共 50 条
  • [21] Energy Efficiency of a Multi-Core Processor by Tag Reduction
    Long Zheng
    Mian-Xiong Dong
    Kaoru Ota
    Hai Jin
    Song Guo
    Jun Ma
    Journal of Computer Science and Technology, 2011, 26 : 491 - 503
  • [22] The Research of the Inclusive Cache used in Multi-Core Processor
    Qian, Bin-feng
    Yan, Li-min
    2008 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING, VOLS 1 AND 2, 2008, : 239 - 242
  • [23] Interconnection of Godson-3 multi-core processor
    Wang, Huandong
    Gao, Xiang
    Chen, Yunji
    Hu, Weiwu
    Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2008, 45 (12): : 2001 - 2010
  • [24] A Rapid Verification Framework for Developing Multi-core Processor
    Kayamuro, Kouki
    Sasaki, Takahiro
    Fukazawa, Yuki
    Kondo, Toshio
    2016 FOURTH INTERNATIONAL SYMPOSIUM ON COMPUTING AND NETWORKING (CANDAR), 2016, : 388 - 394
  • [25] A Multi-Core Signal Processor for Heterogeneous Reconfigurable Computing
    Rossi, D.
    Campi, F.
    Deledda, A.
    Mucci, C.
    Pucillo, S.
    Whitty, S.
    Ernst, R.
    Chevobbe, S.
    Guyetant, S.
    Kuehnle, M.
    Huebner, M.
    Becker, J.
    Putzke-Roeming, W.
    2009 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, 2009, : 106 - +
  • [26] A new hierarchical interconnection network for multi-core processor
    Qiao, Baojun
    Shi, Feng
    Ji, Weixing
    ICIEA 2007: 2ND IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, VOLS 1-4, PROCEEDINGS, 2007, : 246 - 250
  • [27] A Scheduling Algorithm in the Randomly Heterogeneous Multi-Core Processor
    Liu, Yan
    Li, Yongwei
    Zhao, Yihong
    Chen, Xiaoming
    2016 12TH INTERNATIONAL CONFERENCE ON NATURAL COMPUTATION, FUZZY SYSTEMS AND KNOWLEDGE DISCOVERY (ICNC-FSKD), 2016, : 2140 - 2146
  • [28] Enhancing Security of Embedded Linux on a Multi-core Processor
    Li, Ning
    Kinebuchi, Yuki
    Nakajima, Tatsuo
    2011 IEEE 17TH INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA 2011), VOL 2, 2011, : 117 - 121
  • [29] Research on Multi-Core Processor Analysis for WCET Estimation
    LUO Haoran
    HU Shuisong
    WANG Wenyong
    TANG Yuke
    ZHOU Junwei
    ZTE Communications, 2024, 22 (01) : 87 - 94
  • [30] Modelling a Multi-Core Media Processor Using JCSP
    Kosek, Anna
    Kerridge, Jon
    Syed, Aly
    COMMUNICATING PROCESS ARCHITECTURES 2008, 2008, 66 : 431 - +