Process Synchronization in Multiprocessor and Multi-core Processor

被引:0
|
作者
Rahman, Mohammed Mahmudur [1 ]
机构
[1] IIUC, Dept CSE, Chittagong, Bangladesh
关键词
Synchronization; Multiprocessors; Multi-core processors; Deadlock; Semaphores; Mutexes;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The goal of this paper is to review some of the several approaches that have been proposed in recent years to address the synchronization problems in both multiprocessor and the multi-core processor. Here also propose some synchronization model to address the challenges faced by synchronization mechanisms on modern parallel computing architectures. Shared-memory multiprocessors are frequently used as compute servers with multiple parallel applications executing at the same time. In such environments, the efficiency of a parallel application can be significantly affected by the operating system scheduling policy. In this paper, we use detailed simulation studies to evaluate the performance of several different scheduling strategies, these include regular priority scheduling, co-scheduling or gang scheduling, process control with processor partitioning, handoff scheduling, and affinity-based scheduling. We also explore tradeoffs between the use of busy-waiting and blocking synchronization primitives and their interactions with the scheduling strategies.
引用
收藏
页码:554 / 559
页数:6
相关论文
共 50 条
  • [31] BENCHMARKING APACHE ON MULTI-CORE NETWORK PROCESSOR PLATFORM
    Song, Yi
    Zhang, Wu
    Ni, Hong
    Zha, Qiwen
    2011 3RD INTERNATIONAL CONFERENCE ON COMPUTER TECHNOLOGY AND DEVELOPMENT (ICCTD 2011), VOL 1, 2012, : 293 - 297
  • [32] A Configurable Multi-Core Processor for Teaching Parallel Processing
    Udugama, L. S. K.
    Geeganage, Janath
    Kuruppuarachchi, W. V.
    2013 8TH IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL AND INFORMATION SYSTEMS (ICIIS), 2013, : 326 - +
  • [33] A Parallel Memory System Model for Multi-core Processor
    Liu, Mengxiao
    Ji, Weixing
    Pu, Xing
    Li, Jiaxin
    NAS: 2009 IEEE INTERNATIONAL CONFERENCE ON NETWORKING, ARCHITECTURE, AND STORAGE, 2009, : 219 - 222
  • [34] Machine Learning Inference Framework on Multi-Core Processor
    Zhang X.
    Zhi T.
    Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2019, 56 (09): : 1977 - 1987
  • [35] Storage Architecture for an On-chip Multi-core Processor
    Liu, Mengxiao
    Ji, Weixing
    Li, Jiaxin
    Pu, Xing
    PROCEEDINGS OF THE 2009 12TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, ARCHITECTURES, METHODS AND TOOLS, 2009, : 263 - 270
  • [36] Lattice gauge theory on a multi-core processor, Cell/BE
    Motoki, Shinji
    Nakamura, Atsushi
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE (ICCS), 2011, 4 : 860 - 868
  • [37] Autonomic Workload Management for Multi-core Processor Systems
    Zeppenfeld, Johannes
    Herkersdorf, Andreas
    ARCHITECTURE OF COMPUTING SYSTEMS - ARCS 2010, PROCEEDINGS, 2010, 5974 : 49 - 60
  • [38] Energy Efficiency of a Multi-Core Processor by Tag Reduction
    Zheng, Long
    Dong, Mian-Xiong
    Ota, Kaoru
    Jin, Hai
    Guo, Song
    Ma, Jun
    JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2011, 26 (03) : 491 - 503
  • [39] Research on Task Scheduling Model for Multi-core Processor
    Man, Dapeng
    Yang, Wu
    Lu, Zeya
    ICCNS 2018: PROCEEDINGS OF THE 8TH INTERNATIONAL CONFERENCE ON COMMUNICATION AND NETWORK SECURITY, 2018, : 129 - 133
  • [40] Multi-core virtualization on loongson-3 processor
    Ruan, Li
    Xu, Peng
    Wang, Hui-Xiang
    Zhu, Ming-Fa
    Xiao, Li-Min
    Tang, Hao-Fu
    Ruan Jian Xue Bao/Journal of Software, 2013, 24 (SUPPL.2): : 127 - 139