Directory cache design for multi-core processor

被引：0
|
作者：
State Key Laboratory of High-End Server & Storage Technology , Beijing [1 ]
100085, China
机构：
来源：
Jisuanji Yanjiu yu Fazhan | / 6卷 / 1242-1253期
关键词：
Compilation and indexing terms; Copyright 2025 Elsevier Inc;
D O I：
10.7544/issn1000-1239.2015.20150140
中图分类号：
学科分类号：
摘要：
Cache memory - Cost reduction - Big data - Integrated circuit design - Memory architecture - Social aspects
引用
收藏
相关论文
共 50 条
  • [1] A Cache Utility Monitor for Multi-core Processor
    Fang, Juan
    Cheng, Yan-Jin
    Cai, Min
    Chang, Ze-Qing
    PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATION AND SENSOR NETWORKS (WCSN 2016), 2016, 44 : 561 - 565
  • [2] the Review of Cache Partitioning in Multi-core Processor
    Li, Shuo
    Xu, Gaochao
    Dong, Yushuang
    Wu, Feng
    ADVANCED MEASUREMENT AND TEST, PARTS 1 AND 2, 2010, 439-440 : 1223 - +
  • [3] The Research of the Inclusive Cache used in Multi-Core Processor
    Qian, Bin-feng
    Yan, Li-min
    2008 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING, VOLS 1 AND 2, 2008, : 239 - 242
  • [4] Memory system design for a multi-core processor
    Guo, Jianjun
    Lai, Mingche
    Pang, Zhengyuan
    Huang, Libo
    Chen, Fangyuan
    Dai, Kui
    Wang, Zhiying
    CISIS 2008: THE SECOND INTERNATIONAL CONFERENCE ON COMPLEX, INTELLIGENT AND SOFTWARE INTENSIVE SYSTEMS, PROCEEDINGS, 2008, : 601 - 606
  • [5] Research on the Cache Performance Optimization Technology of Multi-Core Processor Chip
    Zhang, Su
    PROCEEDINGS OF THE 2016 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL & ELECTRONICS ENGINEERING AND COMPUTER SCIENCE (ICEEECS 2016), 2016, 50 : 218 - 221
  • [6] Research on the dynamic allocation algorithm of shared cache for multi-core processor
    Zhou, Ben-Hai
    Qiao, Jian-Zhong
    Lin, Shu-Kuan
    Dongbei Daxue Xuebao/Journal of Northeastern University, 2011, 32 (01): : 44 - 47
  • [7] Research on Cache Coherence Key Technology in Multi-core Processor System
    Zhang, Su
    PROCEEDINGS OF THE 2016 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL & ELECTRONICS ENGINEERING AND COMPUTER SCIENCE (ICEEECS 2016), 2016, 50 : 206 - 209
  • [8] Multi-core cache hierarchies
    Balasubramonian R.
    Jouppi N.
    Muralimanohar N.
    Synthesis Lectures on Computer Architecture, 2011, 17 : 1 - 155
  • [9] Increasing the Efficiency of an Embedded Multi-Core Bytecode Processor Using an Object Cache
    Zabel, Martin
    Preusser, Thomas B.
    Spallek, Rainer G.
    PROCEEDINGS OF THE 10TH INTERNATIONAL WORKSHOP ON JAVA TECHNOLOGIES FOR REAL-TIME AND EMBEDDED SYSTEMS, 2012, : 88 - 97
  • [10] Research on the Management Strategy of the Last Level Cache Sharing Multi-Core Processor
    Wang, Yuhuai
    Zhang, Huixi
    Sun, Yaping
    Wang, Qihui
    INTERNATIONAL JOURNAL OF GRID AND DISTRIBUTED COMPUTING, 2015, 8 (05): : 287 - 301
12345