Directory cache design for multi-core processor

被引：0
|
作者：
State Key Laboratory of High-End Server & Storage Technology , Beijing [1 ]
100085, China
机构：
来源：
Jisuanji Yanjiu yu Fazhan | / 6卷 / 1242-1253期
关键词：
Compilation and indexing terms; Copyright 2025 Elsevier Inc;
D O I：
10.7544/issn1000-1239.2015.20150140
中图分类号：
学科分类号：
摘要：
Cache memory - Cost reduction - Big data - Integrated circuit design - Memory architecture - Social aspects
引用
收藏
相关论文
共 50 条
  • [21] Thermal-aware 3D multi-core processor design using core and level-2 cache placement
    Son, Dong Oh
    Choi, Hong Jun
    Jeon, Hyung Gyu
    Kim, Cheol Hong
    International Journal of Control and Automation, 2013, 6 (01): : 25 - 32
  • [22] Data driven multi-core processor
    Bi, Z. (zhuo.bi@shu.edu.cn), 1600, Shanghai Jiaotong University (47):
  • [23] V-Set Cache design for LLC of Multi-core Processors
    El-Moursy, Ali A.
    Sibai, Fadi N.
    2012 IEEE 14TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS & 2012 IEEE 9TH INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (HPCC-ICESS), 2012, : 995 - 1000
  • [24] Improvement of Cache System Automatic Design Tool for Heterogeneous Multi-core
    Yukawa, Taiga
    Sasaki, Takahiro
    2019 SEVENTH INTERNATIONAL SYMPOSIUM ON COMPUTING AND NETWORKING WORKSHOPS (CANDARW 2019), 2019, : 487 - 489
  • [25] Power Channel Design and Verification for Automotive Chipset with Multi-Core Processor
    Chen, Nansen
    2019 IEEE CPMT SYMPOSIUM JAPAN (ICSJ), 2019, : 227 - 232
  • [26] Research on the Low Power Design Method for the Embedded Multi-core Processor
    Zeng Xiangyun
    Zhao Lianfeng
    Bian Dong
    2013 FOURTH INTERNATIONAL CONFERENCE ON DIGITAL MANUFACTURING AND AUTOMATION (ICDMA), 2013, : 1141 - 1144
  • [27] Design and Implementation of Scalable, Transparent Threads for Multi-Core Media Processor
    Kodaka, Takeshi
    Sasaki, Shunsuke
    Tokuyoshi, Takahiro
    Ohyama, Ryuichiro
    Nonogaki, Nobuhiro
    Kitayama, Koji
    Mori, Tatsuya
    Ueda, Yasuyuki
    Arakida, Hideho
    Okuda, Yuji
    Kizu, Toshiki
    Tsuboi, Yoshiro
    Matsumoto, Nobu
    DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 1035 - 1039
  • [28] Cache Efficiency and Scalability on Multi-core Architectures
    Mueller, Thomas
    Trinitis, Carsten
    Smajic, Jasmin
    PARALLEL COMPUTING TECHNOLOGIES, 2011, 6873 : 88 - +
  • [29] On the Design of Low-Power Cache Memories for Homogeneous Multi-Core Processors
    Asaduzzaman, Abu
    Rani, Manira
    Sibai, Fadi N.
    2010 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2010, : 387 - 390
  • [30] Design of Cache Controller for Multi-core Systems Using Multilevel Scheduling Method
    Bhure, Vipin S.
    Padole, Dinesh
    PROCEEDINGS OF THE 2012 FIFTH INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ENGINEERING AND TECHNOLOGY (ICETET 2012), 2012, : 167 - 173
12345