The design and implementation of a first-generation CELL processor - A multi-core SoC

被引：9

作者：

Pham, D ^{[1
]}

Asano, S ^{[1
]}

Bolliger, M ^{[1
]}

Day, MN ^{[1
]}

Hofstee, HP ^{[1
]}

Johns, C ^{[1
]}

Kahle, J ^{[1
]}

Kameyama, A ^{[1
]}

Keaty, J ^{[1
]}

Masubuchi, Y ^{[1
]}

Riley, M ^{[1
]}

Shippy, D ^{[1
]}

Stasiak, D ^{[1
]}

Suzuoki, M ^{[1
]}

Wang, M ^{[1
]}

Warnock, J ^{[1
]}

Weitzel, S ^{[1
]}

Wendel, D ^{[1
]}

Yamazaki, T ^{[1
]}

Yazawa, K ^{[1
]}

机构：

[1] IBM Corp, Syst & Technol Grp, Austin, TX USA

来源：

2005 International Conference on Integrated Circuit Design and Technology | 2005年

关键词：

D O I：

10.1109/ICICDT.2005.1502588

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：49 / 52

页数：4

共 50 条

[1] The design methodology and implementation of a first-generation CELL processor: A multi-core SoC
Pham, D
Behnen, E
Bolliger, M
Hofstee, HP
Johns, C
Kahle, J
Kameyama, A
Keaty, J
Le, B
Masubuchi, Y
Posluszny, S
Riley, M
Suzuoki, M
Wang, M
Warnock, J
Weitzel, S
Wendel, D
Yazawa, K
CICC: PROCEEDINGS OF THE IEEE 2005 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2005, : 45 - 49
[2] Key features of the design methodology enabling a multi-core SoC implementation of a first-generation CELL processor
Pham, Dac
Anderson, Hans-Werner
Behnen, Erwin
Bolliger, Mark
Gupta, Sanjay
Hofstee, Peter
Harvey, Paul
Johns, Charles
Kahle, Jim
Kameyama, Atsushi
Keaty, John
Le, Bob
Lee, Sang
Nguyen, Tuyen
Petrovick, John
Pham, Mydung
Pille, Juergen
Posluszny, Stephen
Riley, Mack
Verock, Joseph
Warnock, James
Weitzel, Steve
Wendel, Dieter
ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 871 - 878
[3] The design and implementation of donble-precision multiplier in a first-generation CELL processor
Kuang, JB
Buchholtz, TC
Dance, SM
Warnock, JD
Storino, SN
Wendel, D
Bradley, DH
2005 International Conference on Integrated Circuit Design and Technology, 2005, : 11 - 14
[4] Overview of the architecture, circuit design, and physical implementation of a first-generation cell processor
Pham, DC
Aipperspach, T
Boerstler, D
Bolliger, M
Chaudhry, R
Cox, D
Harvey, P
Harvey, PM
Hofstee, HP
Johns, C
Kahle, J
Kameyama, A
Keaty, J
Masubuchi, Y
Pham, M
Pille, J
Posluszny, S
Riley, M
Stasiak, DL
Suzuoki, M
Takahashi, O
Warnock, J
Weitzel, S
Wendel, D
Yazawa, K
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (01) : 179 - 196
[5] First-generation cell processor
Hofstee, HP
IEEE MICRO, 2005, 25 (05) : 8 - 9
[6] Design and implementation of FPGA verification platform for multi-core processor
Chen, C. (hmioycc@gmail.com), 1600, Science Press (51):
[7] Design and Implementation of a Inter-chip Bridge in a Multi-core SoC
Yin, Yaming
Chen, Shuming
DTIS: 2009 4TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA, PROCEEDINGS, 2009, : 102 - 106
[8] Design and Implementation of Scalable, Transparent Threads for Multi-Core Media Processor
Kodaka, Takeshi
Sasaki, Shunsuke
Tokuyoshi, Takahiro
Ohyama, Ryuichiro
Nonogaki, Nobuhiro
Kitayama, Koji
Mori, Tatsuya
Ueda, Yasuyuki
Arakida, Hideho
Okuda, Yuji
Kizu, Toshiki
Tsuboi, Yoshiro
Matsumoto, Nobu
DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 1035 - 1039
[9] Monte Carlo implementation of financial simulation on CELL/BE multi-core processor
Larsson, Jonas
MATHEMATICS AND COMPUTERS IN SIMULATION, 2010, 81 (03) : 578 - 587
[10] Design and Implementation of a Multi-Core Crypto-Processor for Software Defined Radios
Grand, Michael
Bossuet, Lilian
Le Gal, Bertrand
Gogniat, Guy
Dallet, Dominique
RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2011, 6578 : 29 - +

← 1 2 3 4 5 →