The design and implementation of a first-generation CELL processor - A multi-core SoC

被引：9

作者：

Pham, D ^{[1
]}

Asano, S ^{[1
]}

Bolliger, M ^{[1
]}

Day, MN ^{[1
]}

Hofstee, HP ^{[1
]}

Johns, C ^{[1
]}

Kahle, J ^{[1
]}

Kameyama, A ^{[1
]}

Keaty, J ^{[1
]}

Masubuchi, Y ^{[1
]}

Riley, M ^{[1
]}

Shippy, D ^{[1
]}

Stasiak, D ^{[1
]}

Suzuoki, M ^{[1
]}

Wang, M ^{[1
]}

Warnock, J ^{[1
]}

Weitzel, S ^{[1
]}

Wendel, D ^{[1
]}

Yamazaki, T ^{[1
]}

Yazawa, K ^{[1
]}

机构：

[1] IBM Corp, Syst & Technol Grp, Austin, TX USA

来源：

2005 International Conference on Integrated Circuit Design and Technology | 2005年

关键词：

D O I：

10.1109/ICICDT.2005.1502588

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：49 / 52

页数：4

共 50 条

[31] Design, Implementation and Validation of an Open Source IP-PBX/VoIP Gateway Multi-Core SoC
Spyros Apostolakos
Apostolos Meliones
George Lykakis
Emmanuel Touloupis
Vassilis Vlagoulis
International Journal of Parallel Programming, 2010, 38 : 288 - 302
[32] Design, Implementation and Validation of an Open Source IP-PBX/VoIP Gateway Multi-Core SoC
Apostolakos, Spyros
Meliones, Apostolos
Lykakis, George
Touloupis, Emmanuel
Vlagoulis, Vassilis
INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2010, 38 (3-4) : 288 - 302
[33] Parallel Blob Extraction Using the Multi-core Cell Processor
Kumar, Praveen
Palaniappan, Kannappan
Mittal, Ankush
Seetharaman, Guna
ADVANCED CONCEPTS FOR INTELLIGENT VISION SYSTEMS, PROCEEDINGS, 2009, 5807 : 320 - +
[34] Data driven multi-core processor
Bi, Z. (zhuo.bi@shu.edu.cn), 1600, Shanghai Jiaotong University (47):
[35] Design and Implementation a Hierarchical Co-Verification Platform for Gigabit Ethernet Controller of Multi-core Processor
Luo, Li
He, Hongjun
Ou, Guodong
Pan, Guoteng
2016 2ND IEEE INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATIONS (ICCC), 2016, : 1509 - 1513
[36] Design and Chip Implementation of a Heterogeneous Multi-core DSP
Chen, Shuming
Chen, Xiaowen
Xu, Yi
Wan, Jianghua
Lu, Jianzhuang
Liu, Xiangyuan
Chen, Shenggang
2011 16TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2011,
[37] A Turbo Decoder Implementation for LTE Downlink Mapped on a Multi-Core Processor Platform
Zhang, Qing
Yu, Xueqiu
Yu, Zhiyi
Zeng, Xiaoyang
2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
[38] Power Channel Design and Verification for Automotive Chipset with Multi-Core Processor
Chen, Nansen
2019 IEEE CPMT SYMPOSIUM JAPAN (ICSJ), 2019, : 227 - 232
[39] Efficient Implementation of OFDM Inner Receiver on a Programmable Multi-Core Processor Platform
Fan, Wenhua
Chen, Chen
Chen, Yun
Yu, Zhiyi
Zeng, Xiaoyang
IEICE TRANSACTIONS ON COMMUNICATIONS, 2012, E95B (04) : 1241 - 1248
[40] A parallelized implementation of turbo decoding based on network on chip multi-core processor
Zhang, Chaolong
Hu, Zhekun
Chen, Jie
Journal of Engineering Science and Technology Review, 2014, 7 (01) : 52 - 59

← 1 2 3 4 5 →