Parallel Blob Extraction Using the Multi-core Cell Processor

被引:0
|
作者
Kumar, Praveen [1 ]
Palaniappan, Kannappan [1 ]
Mittal, Ankush [2 ]
Seetharaman, Guna [3 ]
机构
[1] Univ Missouri, Dept Comp Sci, Columbia, MO 65211 USA
[2] Indian Inst Technol, Dept Elect & Comp Engn, Roorkee, Uttar Pradesh, India
[3] Air Force Res Lab, Informat Directorate, 13441 Rome, Italy
关键词
RETRIEVAL; IMAGES;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The rapid increase in pixel density and frame rates of modern imaging sensors is accelerating the demand for fine-grained and embedded parallelization strategies to achieve real-time implementations for video analysis. The IBM Cell Broadband Engine (BE) processor has an appealing multi-core chip architecture with multiple programming models suitable for accelerating multimedia and vector processing applications. This paper describes two parallel algorithms for blob extraction in video sequences: binary morphological operations and connected components labeling (CCL), both optimized for the Cell-BE processor. Novel parallelization and explicit instruction level optimization techniques are described for fully exploiting the computational capacity of the Synergistic Processing Elements (SPEs) on the Cell processor. Experimental results show significant speedups ranging from a factor of nearly 300 for binary morphology to a factor of 8 for COL in comparison to equivalent sequential implementations applied to High Definition (HD) video.
引用
收藏
页码:320 / +
页数:3
相关论文
共 50 条
  • [1] A Configurable Multi-Core Processor for Teaching Parallel Processing
    Udugama, L. S. K.
    Geeganage, Janath
    Kuruppuarachchi, W. V.
    2013 8TH IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL AND INFORMATION SYSTEMS (ICIIS), 2013, : 326 - +
  • [2] A Parallel Memory System Model for Multi-core Processor
    Liu, Mengxiao
    Ji, Weixing
    Pu, Xing
    Li, Jiaxin
    NAS: 2009 IEEE INTERNATIONAL CONFERENCE ON NETWORKING, ARCHITECTURE, AND STORAGE, 2009, : 219 - 222
  • [3] Using Multi-core Processor to support Network Parallel Image Processing Applications
    Ramraj, E.
    Rajan, A. Senthil
    PROCEEDINGS OF THE 2009 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING SYSTEMS, 2009, : 232 - +
  • [4] Allocating tasks in multi-core processor based parallel systems
    Liu, Yi
    Zhang, Xin
    Li, He
    Qian, Depei
    2007 IFIP INTERNATIONAL CONFERENCE ON NETWORK AND PARALLEL COMPUTING WORKSHOPS, PROCEEDINGS, 2007, : 748 - +
  • [5] Parallel Ant Colony Optimization Algorithm on a Multi-core Processor
    Tsutsui, Shigeyoshi
    Fujimoto, Noriyuki
    SWARM INTELLIGENCE, 2010, 6234 : 488 - +
  • [6] Hybrid Parallel FEM on PC Cluster with Multi-core Processor
    Yamaguchi, T.
    Kawase, Y.
    Murase, T.
    23rd International Conference on Electrical Machines and Systems, ICEMS 2020, 2020, : 1878 - 1881
  • [7] Hybrid Parallel FEM on PC Cluster with Multi-core Processor
    Yamaguchi, T.
    Kawase, Y.
    Murase, T.
    2020 23RD INTERNATIONAL CONFERENCE ON ELECTRICAL MACHINES AND SYSTEMS (ICEMS), 2020, : 1878 - 1881
  • [8] Lattice gauge theory on a multi-core processor, Cell/BE
    Motoki, Shinji
    Nakamura, Atsushi
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE (ICCS), 2011, 4 : 860 - 868
  • [9] A practical parallel implementation for TDLMS image filter on multi-core processor
    Devrim Akgün
    Journal of Real-Time Image Processing, 2017, 13 : 249 - 260
  • [10] A practical parallel implementation for TDLMS image filter on multi-core processor
    Akgun, Devrim
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2017, 13 (02) : 249 - 260