Electrical Characteristics Assessment of Gate Metal and Source Pocket Engineered DG-TFET for low Power Analog Applications

被引:0
|
作者
Madan, Jaya [1 ]
Kaur, Rupinder [1 ]
Sharma, Rajnish [1 ]
Pandey, Rahul [1 ]
Chaujar, Rishu [2 ]
机构
[1] Chitkara Univ, Inst Engn & Technol, Dept Elect & Commun Engn, Rajpura, Punjab, India
[2] Delhi Technol Univ, Dept Appl Phys, Microelect Res Lab, Bawana Rd, Delhi 110042, India
关键词
Double gate; gate metal engineering; nonlocal-band to band tunneling; n plus source pocket; tunnel FET; FIELD-EFFECT TRANSISTORS; TUNNEL FET;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Tunnel Field Effect Transistors (TFET) offers low leakage current and allows good scalability, however, they suffer from low ON-current. Here, in this work, the gate metal engineering scheme and n+ source pocket scheme has been integrated to overcome the major roadblocks of TFET. In this regard, 4 types of TFET architectures, namely the double gate TFET (DG-TFET), gate metal engineered DG-TFET (GME-DG-TFET), source pocket DG-TFET (SP-DG-TFET), and GME-SP-DG-TFET (which integrate the merits of GME and SP engineering) are investigated. The electrical characteristics and analog parameters in terms of surface potential, energy bands, band to band tunneling rate, electric field, drain current, current switching ratio, ambipolar current, threshold voltage, and subthreshold swing are assessed for all the devices. It is investigated that the combined merits of GME and SP consequently result in superior analog performance of DG-TFET. Remarkable improvement in terms of the ON-state drain current from an order of 10(10)A to 10(12) A and decrease in V-th of 27.71% has been obtained for GME-SP-DG-TFET as compared to DG-TFET.
引用
收藏
页码:358 / 362
页数:5
相关论文
共 45 条
  • [21] Circuit Level Implementation of Negative Capacitance Source Pocket Double Gate Tunnel FET for Low Power Applications
    Babu, K. Murali Chandra
    Goel, Ekta
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2024, 13 (05)
  • [22] Impact of interface trap charges on electrical performance characteristics of a source pocket engineered Ge/Si heterojunction vertical TFET with HfO2/Al2O3 laterally stacked gate oxide
    Tripathy, Manas Ranjan
    Samad, A.
    Singh, Ashish Kumar
    Singh, Prince Kumar
    Baral, Kamalaksha
    Mishra, Ashwini Kumar
    Jit, Satyabrata
    MICROELECTRONICS RELIABILITY, 2021, 119
  • [23] Influence of charge traps on charge plasma-germanium double-gate TFET for RF/Analog & low-power switching applications
    Yadav, Ajeet K.
    Malik, Sambhu P.
    Baghel, Gaurav S.
    Khosla, Robin
    MICROELECTRONICS RELIABILITY, 2024, 153
  • [24] Electrical characteristics assessment and noise analysis of pocket-doped multi source T-shaped gate tunnel FET
    Kumari, Sushmita
    Ghosh, Puja
    MICROELECTRONICS JOURNAL, 2024, 144
  • [25] GaSb/Si Heterojunction Based Pocket Engineered Vertical Non-Uniform Channel Double Gate TFETs for Low Power Applications
    Macherla, Swaroop Kumar
    Goel, Ekta
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2024, 13 (06)
  • [26] Performance Investigation of Gate-Engineered Recessed-S/D FDSOI MOSFETs for Low Power Analog/RF Applications
    Priya, Anjali
    Srivastava, Nilesh Anand
    Mishra, Ram Awadh
    IEEE INDICON: 15TH IEEE INDIA COUNCIL INTERNATIONAL CONFERENCE, 2018,
  • [27] III-V/Si staggered heterojunction based source-pocket engineered vertical TFETs for low power applications
    Tripathy, Manas Ranjan
    Singh, Ashish Kumar
    Baral, Kamalaksha
    Singh, Prince Kumar
    Jit, Satyabrata
    SUPERLATTICES AND MICROSTRUCTURES, 2020, 142
  • [28] A novel vertical tunneling based Ge-source TFET with enhanced DC and RF characteristics for prospect low power applications
    Paras, N.
    Chauhan, S. S.
    MICROELECTRONIC ENGINEERING, 2019, 217
  • [29] Insight on Work-Function and Gate Oxide-Engineered Negative-Capacitance TFET for Enhanced Analog/RF Performance and DC Characteristics in High-Frequency Applications
    Sachan, Rajeev Kumar
    Vedvrat
    Gupta, Vidyadhar
    Bajpai, Shrish
    JOURNAL OF ELECTRONIC MATERIALS, 2024, 53 (12) : 8126 - 8140
  • [30] Analog/RF characteristics of a 3D-Cyl underlap GAA-TFET based on a Ge source using fringing-field engineering for low-power applications
    Beohar, Ankur
    Yadav, Nandakishor
    Shah, Ambika Prasad
    Vishvakarma, Santosh Kumar
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2018, 17 (04) : 1650 - 1657