A novel vertical tunneling based Ge-source TFET with enhanced DC and RF characteristics for prospect low power applications

被引:28
|
作者
Paras, N. [1 ]
Chauhan, S. S. [1 ]
机构
[1] Natl Inst Technol, Dept Elect & Commun Engn, Kuruskshetra, India
关键词
Hetero-gate; SS; TFET; Vertical tunneling; FIELD-EFFECT TRANSISTOR; GATE; DEVICE;
D O I
10.1016/j.mee.2019.111103
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we propose a novel germanium source based dual metal gate tunneling field effect transistor (VGeDMG). Design of device effectively suppresses lateral tunneling current component and facilitates dominance of vertical tunneling components which results in a substantially improved subthreshold slope. The dual gate in the design of the device gives the flexibility to control and improve the ON-current, OFF current and threshold voltage of the device significantly. In addition to the digital figure of merits, analog and RF performance of the proposed device is calculated and comparison with silicon source dual metal gate (conventional) TFET (SiDMG) and silicon source dual metal gate vertical TFET (VSiDMG) shows that the proposed device outperformed both the devices. The design fulfills the high-performance ON-state current of 1.20 mA, low standby power OFF-state current nearly of 3.63 fA, and SS 26 mV/decade indicating that the proposed TFET follows the ITRS roadmap for low standby power switch performance.
引用
收藏
页数:9
相关论文
共 50 条
  • [1] Design of Extended Channel Ge-source TFET for Low Power Applications
    Shokry, Fatma
    Shaker, Ahmed
    Elsaid, M. K.
    Abouelatta, Mohamed
    INTERNATIONAL JOURNAL OF INTEGRATED ENGINEERING, 2020, 12 (08): : 191 - 197
  • [2] Insights into the DC, RF/Analog and linearity performance of vertical tunneling based TFET for low-power applications
    Paras, Neha
    Chauhan, Sudakar Singh
    MICROELECTRONIC ENGINEERING, 2019, 216
  • [3] Triple Metal Extended Source Double Gate Vertical TFET with Boosted DC and Analog/RF Performance for Low Power Applications
    Karmakar, Priyanka
    Patil, Pramit
    Sahu, P. K.
    SILICON, 2022, 14 (11) : 6403 - 6413
  • [4] Triple Metal Extended Source Double Gate Vertical TFET with Boosted DC and Analog/RF Performance for Low Power Applications
    Priyanka Karmakar
    Pramit Patil
    P. K. Sahu
    Silicon, 2022, 14 : 6403 - 6413
  • [5] DC and RF/analog parameters in Ge-source split drain-ZHP-TFET: Drain and pocket engineering technique
    Saha, Rajesh
    Panda, Deepak Kumar
    Goswami, Rupam
    Bhowmick, Brinda
    Baishya, Srimanta
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2022, 35 (03)
  • [6] A Novel Symmetry L-shaped Source Vertical TFET with DC and RF Performance Analysis
    Xinglin Ren
    Hongdong Zhao
    Kuaikuai Yu
    Lixin Geng
    Xi Chen
    Kenan Xu
    He Liu
    Silicon, 2023, 15 : 1325 - 1338
  • [7] A Novel Symmetry L-shaped Source Vertical TFET with DC and RF Performance Analysis
    Ren, Xinglin
    Zhao, Hongdong
    Yu, Kuaikuai
    Geng, Lixin
    Chen, Xi
    Xu, Kenan
    Liu, He
    SILICON, 2023, 15 (03) : 1325 - 1338
  • [8] Investigation of SiGe/Si heterojunction inductive line tunneling TFET with source Schottky contact for prospect ultra-low power applications
    Lin, Jyi-Tsong
    Yang, Ruei-Kai
    NANOTECHNOLOGY, 2024, 35 (16)
  • [9] Analog/RF characteristics of a 3D-Cyl underlap GAA-TFET based on a Ge source using fringing-field engineering for low-power applications
    Beohar, Ankur
    Yadav, Nandakishor
    Shah, Ambika Prasad
    Vishvakarma, Santosh Kumar
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2018, 17 (04) : 1650 - 1657
  • [10] Analog/RF characteristics of a 3D-Cyl underlap GAA-TFET based on a Ge source using fringing-field engineering for low-power applications
    Ankur Beohar
    Nandakishor Yadav
    Ambika Prasad Shah
    Santosh Kumar Vishvakarma
    Journal of Computational Electronics, 2018, 17 : 1650 - 1657