Electrical Characteristics Assessment of Gate Metal and Source Pocket Engineered DG-TFET for low Power Analog Applications

被引:0
|
作者
Madan, Jaya [1 ]
Kaur, Rupinder [1 ]
Sharma, Rajnish [1 ]
Pandey, Rahul [1 ]
Chaujar, Rishu [2 ]
机构
[1] Chitkara Univ, Inst Engn & Technol, Dept Elect & Commun Engn, Rajpura, Punjab, India
[2] Delhi Technol Univ, Dept Appl Phys, Microelect Res Lab, Bawana Rd, Delhi 110042, India
来源
PROCEEDINGS OF 2018 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES KOLKATA CONFERENCE (IEEE EDKCON) | 2018年
关键词
Double gate; gate metal engineering; nonlocal-band to band tunneling; n plus source pocket; tunnel FET; FIELD-EFFECT TRANSISTORS; TUNNEL FET;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Tunnel Field Effect Transistors (TFET) offers low leakage current and allows good scalability, however, they suffer from low ON-current. Here, in this work, the gate metal engineering scheme and n+ source pocket scheme has been integrated to overcome the major roadblocks of TFET. In this regard, 4 types of TFET architectures, namely the double gate TFET (DG-TFET), gate metal engineered DG-TFET (GME-DG-TFET), source pocket DG-TFET (SP-DG-TFET), and GME-SP-DG-TFET (which integrate the merits of GME and SP engineering) are investigated. The electrical characteristics and analog parameters in terms of surface potential, energy bands, band to band tunneling rate, electric field, drain current, current switching ratio, ambipolar current, threshold voltage, and subthreshold swing are assessed for all the devices. It is investigated that the combined merits of GME and SP consequently result in superior analog performance of DG-TFET. Remarkable improvement in terms of the ON-state drain current from an order of 10(10)A to 10(12) A and decrease in V-th of 27.71% has been obtained for GME-SP-DG-TFET as compared to DG-TFET.
引用
收藏
页码:358 / 362
页数:5
相关论文
共 45 条
  • [31] Analog/RF characteristics of a 3D-Cyl underlap GAA-TFET based on a Ge source using fringing-field engineering for low-power applications
    Ankur Beohar
    Nandakishor Yadav
    Ambika Prasad Shah
    Santosh Kumar Vishvakarma
    Journal of Computational Electronics, 2018, 17 : 1650 - 1657
  • [32] Dielectric pocket double gate junctionless FET: a new MOS structure with improved subthreshold characteristics for low power VLSI applications
    Singh, Balraj
    Gola, Deepti
    Goel, Ekta
    Kumar, Sanjay
    Singh, Kunal
    Jit, Satyabrata
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2016, 15 (02) : 502 - 507
  • [33] Dielectric pocket double gate junctionless FET: a new MOS structure with improved subthreshold characteristics for low power VLSI applications
    Balraj Singh
    Deepti Gola
    Ekta Goel
    Sanjay Kumar
    Kunal Singh
    Satyabrata Jit
    Journal of Computational Electronics, 2016, 15 : 502 - 507
  • [34] Double Gate Graded Channel Negative Capacitance FET (DGGCNCFET): Performance Assessment for Low Power Digital/Analog Applications
    Mehta, Hema
    Kaur, Harsupreet
    2018 INTERNATIONAL CONFERENCE ON COMPUTING, POWER AND COMMUNICATION TECHNOLOGIES (GUCON), 2018, : 933 - 936
  • [35] Subthreshold Performance of In1-xGaxAs Based Dual Metal with Gate Stack Cylindrical/Surrounding Gate Nanowire MOSFET for Low Power Analog Applications
    Sharma, Sanjeev Kumar
    Raj, Balwinder
    Khosla, Mamta
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2017, 12 (02) : 171 - 176
  • [36] Implementation of nanoscale circuits using dual metal gate engineered nanowire MOSFET with high-k dielectrics for low power applications
    Pravin, J. Charles
    Nirmal, D.
    Prajoon, P.
    Ajayan, J.
    PHYSICA E-LOW-DIMENSIONAL SYSTEMS & NANOSTRUCTURES, 2016, 83 : 95 - 100
  • [37] Design and investigation of doping-less gate-all-around TFET with Mg2Si source material for low power and enhanced performance applications
    Pranav Agarwal
    Sankalp Rai
    Rakshit Y.A
    Varun Mishra
    Chinese Physics B, 2023, 32 (10) : 705 - 714
  • [38] Design and investigation of doping-less gate-all-around TFET with Mg2Si source material for low power and enhanced performance applications
    Agarwal, Pranav
    Rai, Sankalp
    Rakshit, Y. A.
    Mishra, Varun
    CHINESE PHYSICS B, 2023, 32 (10)
  • [39] Performance Investigation of Ge Based Pocket Doped TMSG-TFET with a SiO2/HFO2 Stacked Gate Oxide Structure for Enhanced Drain Current for Low Power Applications
    Vanitha, P.
    Samuel, T. S. Arun
    Vimala, P.
    SILICON, 2022, 14 (17) : 11209 - 11218
  • [40] Performance Investigation of Ge Based Pocket Doped TMSG-TFET with a SiO2/HFO2 Stacked Gate Oxide Structure for Enhanced Drain Current for Low Power Applications
    P. Vanitha
    T. S. Arun Samuel
    P. Vimala
    Silicon, 2022, 14 : 11209 - 11218