Zero-temperature-coefficient biasing point of a fully-depleted SOI MOSFET

被引:12
|
作者
Tan, TH [1 ]
Goel, AK [1 ]
机构
[1] Michigan Technol Univ, Dept Elect & Comp Engn, Houghton, MI 49931 USA
关键词
MOSFET; SOI; simulation; TCAD;
D O I
10.1002/mop.10920
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The gate characteristics (I-D-V-GS) of fully depleted, lightly doped, enhanced SOI n-MOSFET are simulated over a wide range of operating temperature (300-600 K) by using the SILVACO TCAD tools. Simulation results show that there exists a biasing point where the drain current and the transconductance arc temperature independent. Such a point is known as the zero-temperature coefficient (ZTC) bias point. The drain-current ZTC points arc identified in both the linear and saturation regions. The transconductance ZTC exists only in the saturation region. (C) 2003 Wiley Periodicals, Inc. Microwave Opt Technol Lett 37: 366-370, 2003; Published online in Wiley Inter-Science (www.interscience.wiley.com). DOI 10.1002/mop.10920.
引用
收藏
页码:366 / 370
页数:5
相关论文
共 50 条
  • [41] Nonquasistatic transient model of fully-depleted SOI MOSFET and its application to the analysis of charge sharing in an analog switch
    Dubois, E
    Robilliart, E
    IEEE ELECTRON DEVICE LETTERS, 2002, 23 (01) : 43 - 45
  • [42] An analytical (classical) subthreshold behavior model for symmetrical fully-depleted SOI double-gate MOSFET's
    Chiang, TK
    JOURNAL OF THE CHINESE INSTITUTE OF ENGINEERS, 2004, 27 (02) : 223 - 230
  • [43] Two-dimensional model for the subthreshold slope in deep-submicron Fully-Depleted SOI MOSFET's
    van Meer, H
    De Meyer, K
    SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES 2001, 2001, : 238 - 241
  • [44] A GaAs power FET with zero-temperature-coefficient
    Tanaka, T
    Furukawa, H
    Ueda, D
    INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, : 557 - 560
  • [45] The investigation of the zero temperature coefficient point of power MOSFET
    张博文
    张小玲
    熊文雯
    佘烁杰
    谢雪松
    Journal of Semiconductors, 2016, (06) : 105 - 109
  • [46] The investigation of the zero temperature coefficient point of power MOSFET
    张博文
    张小玲
    熊文雯
    佘烁杰
    谢雪松
    Journal of Semiconductors, 2016, 37 (06) : 105 - 109
  • [47] The investigation of the zero temperature coefficient point of power MOSFET
    Zhang Bowen
    Zhang Xiaoling
    Xiong Wenwen
    She Shuojie
    Xie Xuesong
    JOURNAL OF SEMICONDUCTORS, 2016, 37 (06)
  • [48] Hot-carrier effect in ultra-thin-film (UTF) fully-depleted SOI MOSFET's
    Yu, B
    Ma, ZJ
    Zhang, G
    Ha, CM
    1996 54TH ANNUAL DEVICE RESEARCH CONFERENCE DIGEST, 1996, : 22 - 23
  • [49] Deep-submicrometre fully-depleted SOI MOSFET drain current model for digital/analogue circuit simulation
    Hu, MC
    Jang, SL
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1998, 84 (03) : 167 - 185
  • [50] Fully-depleted SOI-MOSFET model for circuit simulation and its application to 1/f noise analysis
    Sadachika, N
    Uetsuji, Y
    Kitamaru, D
    Mattausch, HJ
    Miura-Mattausch, M
    Weiss, L
    Feldmann, U
    Baba, S
    SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES 2004, 2004, : 255 - 258