Zero-temperature-coefficient biasing point of a fully-depleted SOI MOSFET

被引：12

作者：

Tan, TH ^{[1
]}

Goel, AK ^{[1
]}

机构：

[1] Michigan Technol Univ, Dept Elect & Comp Engn, Houghton, MI 49931 USA

来源：

MICROWAVE AND OPTICAL TECHNOLOGY LETTERS | 2003年 / 37卷 / 05期

关键词：

MOSFET; SOI; simulation; TCAD;

D O I：

10.1002/mop.10920

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The gate characteristics (I-D-V-GS) of fully depleted, lightly doped, enhanced SOI n-MOSFET are simulated over a wide range of operating temperature (300-600 K) by using the SILVACO TCAD tools. Simulation results show that there exists a biasing point where the drain current and the transconductance arc temperature independent. Such a point is known as the zero-temperature coefficient (ZTC) bias point. The drain-current ZTC points arc identified in both the linear and saturation regions. The transconductance ZTC exists only in the saturation region. (C) 2003 Wiley Periodicals, Inc. Microwave Opt Technol Lett 37: 366-370, 2003; Published online in Wiley Inter-Science (www.interscience.wiley.com). DOI 10.1002/mop.10920.

引用

页码：366 / 370

页数：5

共 50 条

[31] Fully depleted SOI RF switch with dynamic biasing
Chen, C. L.
Chen, C. K.
Wyatt, P. W.
Knecht, J. M.
Yost, D. -R.
Gouker, P. M.
Healey, P. D.
Keast, C. L.
2007 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2007, : 175 - +
[32] SIMULATION OF THE TRANSIENT CHARACTERISTICS OF PARTIALLY-DEPLETED AND FULLY-DEPLETED SOI MOSFETS
TAI, GC
KORMAN, CE
MAYERGOYZ, ID
SOLID-STATE ELECTRONICS, 1994, 37 (07) : 1387 - 1394
[33] FULLY-DEPLETED SUBMICRON SOI FOR RADIATION-HARDENED APPLICATIONS
BRADY, FT
SCOTT, T
BROWN, R
DAMATO, J
HADDAD, NF
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1994, 41 (06) : 2304 - 2309
[34] Thin silicide development for fully-depleted SOI CMOS technology
Liu, HI
Burns, JA
Keast, CL
Wyatt, PW
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (05) : 1099 - 1104
[35] An analytical fully-depleted SOI MOSFET model considering the effects of self-heating and source/drain resistance
Hu, MC
Jang, SL
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (04) : 797 - 801
[36] High-performance fully-depleted SOI RF CMOS
Chen, CL
Spector, SJ
Blumgold, RM
Neidhard, RA
Beard, WT
Yost, DR
Knecht, JM
Chen, CK
Fritze, M
Cerny, CL
Cook, JA
Wyatt, PW
Keast, CL
IEEE ELECTRON DEVICE LETTERS, 2002, 23 (01) : 52 - 54
[37] A novel methodology for reliability studies in fully-depleted SOI MOSFETs
Banna, SR
Chan, PCH
Wong, SS
Fung, SKH
Ko, PK
1997 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 35TH ANNUAL, 1997, : 296 - 299
[38] Special Issue: Planar Fully-Depleted SOI technology Foreword
Allibert, F.
Hiramoto, T.
Nguyen, B. Y.
SOLID-STATE ELECTRONICS, 2016, 117 : 1 - 1
[39] Fully-depleted SOI devices with elevated source/drain structure
Lian, J
Hai, CH
2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 287 - 290
[40] A physically-based C-infinity-continuous fully-depleted SOI MOSFET model for analog applications
Iniguez, B
Ferreira, LF
Gentinne, B
Flandre, D
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (04) : 568 - 575

← 1 2 3 4 5 →