Zero-temperature-coefficient biasing point of a fully-depleted SOI MOSFET

被引:12
|
作者
Tan, TH [1 ]
Goel, AK [1 ]
机构
[1] Michigan Technol Univ, Dept Elect & Comp Engn, Houghton, MI 49931 USA
关键词
MOSFET; SOI; simulation; TCAD;
D O I
10.1002/mop.10920
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The gate characteristics (I-D-V-GS) of fully depleted, lightly doped, enhanced SOI n-MOSFET are simulated over a wide range of operating temperature (300-600 K) by using the SILVACO TCAD tools. Simulation results show that there exists a biasing point where the drain current and the transconductance arc temperature independent. Such a point is known as the zero-temperature coefficient (ZTC) bias point. The drain-current ZTC points arc identified in both the linear and saturation regions. The transconductance ZTC exists only in the saturation region. (C) 2003 Wiley Periodicals, Inc. Microwave Opt Technol Lett 37: 366-370, 2003; Published online in Wiley Inter-Science (www.interscience.wiley.com). DOI 10.1002/mop.10920.
引用
收藏
页码:366 / 370
页数:5
相关论文
共 50 条
  • [1] ZERO-TEMPERATURE-COEFFICIENT BIASING POINT OF PARTIALLY DEPLETED SOI MOSFETS
    OSMAN, AA
    OSMAN, MA
    DOGAN, NS
    IMAM, MA
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1995, 42 (09) : 1709 - 1711
  • [2] Body-biasing control on zero-temperature-coefficient in partially depleted SOI MOSFET
    El Kaamouchi, M.
    Dambrine, G.
    Moussa, M. Si
    Emam, M.
    Vanhoenacker-Janvier, D.
    Raskin, J. -P.
    2008 IEEE TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS, DIGEST OF PAPERS, 2008, : 114 - +
  • [3] Stability and reliability of fully-depleted SOI MOSFET's
    Tsuchiya, T
    MICROELECTRONIC DEVICE AND MULTILEVEL INTERCONNECTION TECHNOLOGY II, 1996, 2875 : 16 - 27
  • [4] Compact physical Modeling of fully-depleted SOI MOSFET
    Zebrev, G. I.
    Gorbunov, M. S.
    MICRO- AND NANOELECTRONICS 2005, 2006, 6260
  • [5] ZERO-TEMPERATURE-COEFFICIENT (ZTC) BIASING OF POWER VDMOS TRANSISTORS
    PRIJIC, Z
    PAVLOVIC, Z
    RISTIC, S
    STOJADINOVIC, N
    ELECTRONICS LETTERS, 1993, 29 (05) : 435 - 437
  • [6] Gate-channel capacitance characteristics in the fully-depleted SOI MOSFET
    Cheng, ZY
    Ling, CH
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (02) : 388 - 391
  • [7] Zero-temperature-coefficient biasing point of 2.4-GHz LNA in PD SOICMOS technology
    El Kaamouchi, M.
    Moussa, M. Si
    Raskin, J. -P.
    Vanhoenacker-Janvier, D.
    2007 EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE, VOLS 1 AND 2, 2007, : 402 - 405
  • [8] Zero-temperature-coefficient biasing point of 2.4-GHz LNA in PD SOICMOS technology
    El Kaamouchi, M.
    Moussa, M. Si
    Raskin, J. -R
    Vanhoenacker-Janvier, D.
    2007 EUROPEAN MICROWAVE CONFERENCE, VOLS 1-4, 2007, : 1101 - +
  • [9] Fully-Depleted SOI MOSFET Sensors in Accumulation Mode for Total Dose Measurement
    Bessia, Fabricio Alcalde
    Flandre, Denis
    Andre, Nicolas
    Irazoqui, Julieta
    Perez, Martin
    Berisso, Mariano Gomez
    Lipovetzky, Jose
    2018 IEEE NUCLEAR SCIENCE SYMPOSIUM AND MEDICAL IMAGING CONFERENCE PROCEEDINGS (NSS/MIC), 2018,
  • [10] Accurate analytical drain current model for a nanoscale fully-depleted SOI MOSFET
    Anvarifard, Mohammad K.
    Orouji, Ali A.
    SOLID-STATE ELECTRONICS, 2015, 103 : 154 - 161