A Study and Design of CMOS H-Tree Clock Distribution Network in System-on-Chip

被引：14

作者：

Loo, Wei-Khee ^{[1
]}

Tan, Kok-Siang ^{[1
]}

Teh, Ying-Khai ^{[1
]}

机构：

[1] Multimedia Univ, Fac Engn, Cyberjaya 63100, Malaysia

来源：

2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS | 2009年

关键词：

Clocks; CMOS digital integrated circuits;

D O I：

10.1109/ASICON.2009.5351254

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A design of a low skew clock distribution network is presented based on the TSMC 0.18 mu m CMOS technology. This work first investigated various aspects in designing a clock distribution network. After that, the design methodology for the chosen H-Tree clock network topology is presented. A series of design performance analyses such as clock delay, skew, rise and fall time, supply voltage and temperature variations and power consumption were compared for both pre-layout and post-layout simulation results. Pre-layout and post-layout simulation results validated the 3-segment pi-model. The clock network designed is able to operate up to maximum clock speed of 1.1GHz for a 1 x 1 mm(2) chip with zero skew.

引用

页码：411 / 414

页数：4

共 50 条

[1] Design of Low power & High Performance Multi Source H-Tree Clock Distribution Network
Srivatsa, V. G.
Chavan, Arunkumar P.
Mourya, Divakar
PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON VLSI DEVICE, CIRCUIT AND SYSTEM (IEEE VLSI DCS 2020), 2020, : 468 - 473
[2] Design methodology for global resonant H-tree clock distribution networks
Rosenfeld, Jonathan
Friedman, Eby G.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (02) : 135 - 148
[3] Design methodology for global resonant H-tree clock distribution networks
Rosenfeld, Jonathan
Friedman, Eby G.
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 2073 - +
[4] Exponentially tapered H-tree clock distribution networks
El-Moursy, MA
Friedman, EG
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (08) : 971 - 975
[5] Exponentially tapered H-tree clock distribution networks
El-Moursy, MA
Friedman, EG
2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 601 - 604
[6] Statistical skew modeling and clock period optimization of wafer scale H-tree clock distribution network
Jiang, XH
Horiguchi, S
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2001, E84D (11): : 1476 - 1485
[7] Statistical skew modeling and clock period optimization of wafer scale H-tree clock distribution network
Jiang, Xiaohong
Horiguchi, Susumu
IEICE Transactions on Information and Systems, 2001, E84-D (11) : 1476 - 1485
[8] Effects of crosstalk noise on H-tree clock distribution networks
Chanodia, Itisha
Velenis, Dirnitrios
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 5627 - +
[9] An Approach to Modeling Clock Tree of a Complex System-on-Chip
Simonovic, Mirela
Zivojnovic, Vojin
Saranovac, Lazar
2016 24TH TELECOMMUNICATIONS FORUM (TELFOR), 2016, : 758 - 761
[10] Comparative Analysis of Copper and CNT Interconnects for H-Tree Clock Distribution
Ganti, Vish
Mahmoodi, Hamid
2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2011, : 447 - 448

← 1 2 3 4 5 →