A Study and Design of CMOS H-Tree Clock Distribution Network in System-on-Chip

被引：14

作者：

Loo, Wei-Khee ^{[1
]}

Tan, Kok-Siang ^{[1
]}

Teh, Ying-Khai ^{[1
]}

机构：

[1] Multimedia Univ, Fac Engn, Cyberjaya 63100, Malaysia

来源：

2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS | 2009年

关键词：

Clocks; CMOS digital integrated circuits;

D O I：

10.1109/ASICON.2009.5351254

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A design of a low skew clock distribution network is presented based on the TSMC 0.18 mu m CMOS technology. This work first investigated various aspects in designing a clock distribution network. After that, the design methodology for the chosen H-Tree clock network topology is presented. A series of design performance analyses such as clock delay, skew, rise and fall time, supply voltage and temperature variations and power consumption were compared for both pre-layout and post-layout simulation results. Pre-layout and post-layout simulation results validated the 3-segment pi-model. The clock network designed is able to operate up to maximum clock speed of 1.1GHz for a 1 x 1 mm(2) chip with zero skew.

引用

页码：411 / 414

页数：4

共 50 条

[41] HIBI communication network for system-on-chip
Salminen, Erno
Kangas, Tero
Hamalainen, Timo D.
Riihimaki, Jouni
Lahtinen, Vesa
Kuusilinna, Kimmo
JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2006, 43 (2-3): : 185 - 205
[42] Optimal Generalized H-Tree Topology and Buffering for High-Performance and Low-Power Clock Distribution
Han, Kwangsoo
Kahng, Andrew B.
Li, Jiajia
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (02) : 478 - 491
[43] System-on-chip considerations for CMOS fluidic and biointerface applications
Datta-Chaudhuri, Timir
Abshire, Pamela
Smela, Elisabeth
2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 2009 - 2012
[44] Electronic radon monitoring with the CMOS System-on-Chip AlphaRad
Higueret, S.
Husson, D.
Le, T. D.
Nourreddine, A.
Michielsen, N.
NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2008, 584 (2-3): : 412 - 417
[45] Board-level optical clock signal distribution using Si CMOS compatible polyimide-based 1-to-48 fanout H-tree
Wu, LH
Bihari, B
Gan, JH
Chen, RT
INTEGRATED OPTOELECTRONICS II, 1998, 3551 : 130 - 136
[46] A robust CMOS bluetooth radio/modem system-on-chip
Westman, F
Jonsson, F
Öberg, T
Hedqvist, C
Hemani, A
IEEE CIRCUITS & DEVICES, 2002, 18 (06): : 7 - +
[47] Analysis of multi-gigabits signal integrity through clock H-tree
Eudes, Thomas
Ravelo, Blaise
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2013, 41 (05) : 535 - 549
[48] A new on-chip interconnection network for System-on-Chip
Liu Youyao
Han Jungang
Du Huimin
PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS, 2008, : 532 - +
[49] Performance and system-on-chip integration of an unmodified CMOS ISFET
Hammond, PA
Cumming, DRS
SENSORS AND ACTUATORS B-CHEMICAL, 2005, 111 : 254 - 258
[50] Imaging system-on-chip: Design and applications
El Gamal, A
2003 IEEE LEOS ANNUAL MEETING CONFERENCE PROCEEDINGS, VOLS 1 AND 2, 2003, : 690 - 691

← 1 2 3 4 5 →