A Study and Design of CMOS H-Tree Clock Distribution Network in System-on-Chip

被引：14

作者：

Loo, Wei-Khee ^{[1
]}

Tan, Kok-Siang ^{[1
]}

Teh, Ying-Khai ^{[1
]}

机构：

[1] Multimedia Univ, Fac Engn, Cyberjaya 63100, Malaysia

来源：

2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS | 2009年

关键词：

Clocks; CMOS digital integrated circuits;

D O I：

10.1109/ASICON.2009.5351254

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A design of a low skew clock distribution network is presented based on the TSMC 0.18 mu m CMOS technology. This work first investigated various aspects in designing a clock distribution network. After that, the design methodology for the chosen H-Tree clock network topology is presented. A series of design performance analyses such as clock delay, skew, rise and fall time, supply voltage and temperature variations and power consumption were compared for both pre-layout and post-layout simulation results. Pre-layout and post-layout simulation results validated the 3-segment pi-model. The clock network designed is able to operate up to maximum clock speed of 1.1GHz for a 1 x 1 mm(2) chip with zero skew.

引用

页码：411 / 414

页数：4

共 50 条

[11] Optimization of wafer scale H-tree clock distribution network based on a new statistical skew model
Jiang, XH
Horiguchi, S
IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2000, : 96 - 104
[12] H-Tree Clock Synthesis in RSFQ Circuits
Jabbari, Tahcrch
Friedman, Eby G.
Kawa, Jamil
2020 17TH BIENNIAL BALTIC ELECTRONICS CONFERENCE (BEC), 2020,
[13] Impact of variability on clock skew in h-tree clock networks
Narasimhan, Ashok
Sridhari, Ramalingam
ISQED 2007: PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2007, : 458 - +
[14] A high flexibility design for clock distribution network in system on chip
Kao, Chi-Chou
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2007, 16 (01) : 51 - 63
[15] Cmos LNA design for system-on-chip receiver stages
Telli, A
Askar, M
2004 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, Digest of Papers, 2004, : 171 - 174
[16] Effects of parameter variations and crosstalk noise on H-tree clock distribution networks
Chanodia, Itisha
Velenis, Dimitrios
IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2006, : 456 - +
[17] Fat H-Tree: A Cost-Efficient Tree-Based On-Chip Network
Matsutani, Hiroki
Koibuchi, Michihiro
Yamada, Yutaka
Hsu, D. Frank
Amano, Hideharu
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2009, 20 (08) : 1126 - 1141
[18] BOARD-LEVEL H-TREE OPTICAL CLOCK DISTRIBUTION WITH SUBSTRATE MODE HOLOGRAMS
YEH, JH
KOSTUK, RK
TU, KY
JOURNAL OF LIGHTWAVE TECHNOLOGY, 1995, 13 (07) : 1566 - 1578
[19] Network-on-chip: A new paradigm for system-on-chip design
Nurmi, Jari
2005 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2005, : 2 - 6
[20] Network-on-Chip Design for Heterogeneous Multiprocessor System-on-Chip
Phanibhushana, Bharath
Kundu, Sandip
2014 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2014, : 487 - 492

← 1 2 3 4 5 →