A Power Efficient Binary Multiplier Circuit with Overflow Detection Using Single Spin Logic Circuit: Design and Implementation

被引:0
|
作者
Ghosh, Ankush [1 ]
Sarkar, Souvik [2 ]
Chaudhuri, D. Ray [3 ]
Sarkar, Subir Kumar [1 ]
机构
[1] Jadavpur Univ, Dept Elect & Telecommun Engn, Kolkata 700032, India
[2] Govt Coll Engn & Ceram Technol, Dept CSE, Kolkata 700015, India
[3] Univ Calcutta, Dept Elect Sci, Kolkata 700009, W Bengal, India
关键词
D O I
10.1166/asl.2009.1071
中图分类号
O [数理科学和化学]; P [天文学、地球科学]; Q [生物科学]; N [自然科学总论];
学科分类号
07 ; 0710 ; 09 ;
摘要
The basic needs of modern Electronic industry are low power consumption high operating speed and high integration density equipments. As a consequence, the search for new principle of operation of the small size and low power consuming devices is becoming more and more important. Recent advances in controlling quantum 'spin' effect have broaden the path for the newly emerging field, called 'spin based electronic' or 'spintronics.' It is not the electronic charge but the electrons spin that carry information and they offer opportunities for a new generation of novel devices that are extremely fast. In spin based electronics information is injected, stored or manipulated with spin degree of freedom. In the present work, several multipliers (with overflow detection capability) like unsigned array multipliers, unsigned tree multipliers and two's complement multipliers are realized employing single spin logic circuit to save area and time.
引用
收藏
页码:391 / 397
页数:7
相关论文
共 50 条
  • [41] The Design of Multiplier in Integrated Circuit based on Low-power Algorithm
    Zhou, Duo
    ADVANCED DEVELOPMENT IN AUTOMATION, MATERIALS AND MANUFACTURING, 2014, 624 : 385 - 388
  • [42] An Efficient Power Clock Generation Circuit for Complementary Pass-Transistor Adiabatic Logic Carry-Save Multiplier
    Ranjith, P.
    Mandal, Sushanta K.
    Nagchoudhuri, Dipankar
    2009 4TH INTERNATIONAL CONFERENCE ON COMPUTERS AND DEVICES FOR COMMUNICATION (CODEC 2009), 2009, : 92 - 95
  • [43] A Probabilistic Boolean Logic for Energy Efficient Circuit and System Design
    Chakrapani, Lakshmi N. B.
    Palem, Krishna V.
    2010 15TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2010), 2010, : 615 - 622
  • [44] Design and Analysis of Low Power, Area Efficient Skip Logic for CSKA Circuit in Arithmetic Unit
    Vijayakumar, S.
    Jayaprakasan, V.
    Korah, Reeba
    2018 CONFERENCE ON EMERGING DEVICES AND SMART SYSTEMS (ICEDSS), 2018, : 162 - 166
  • [45] Fault logic circuit design of switching power supply based on soft reference circuit module
    Zhang, Ruping
    JOURNAL OF VIBROENGINEERING, 2023, 25 (04) : 757 - 768
  • [46] Ultra low power circuit design based on Adiabatic Logic
    Sun, Chi-Chia
    Wang, Cheng-Chih
    Sheu, Ming-Hwa
    2014 TENTH INTERNATIONAL CONFERENCE ON INTELLIGENT INFORMATION HIDING AND MULTIMEDIA SIGNAL PROCESSING (IIH-MSP 2014), 2014, : 317 - 320
  • [47] VLSI implementation of multiplier design using reversible logic gate
    V. Nandhini
    K. Sambath
    Analog Integrated Circuits and Signal Processing, 2023, 115 : 93 - 100
  • [48] Low-Power Sequential Circuit Using Single Phase Adiabatic Dynamic Logic
    Chanda, M.
    Dandapat, A.
    Rahaman, H.
    2009 4TH INTERNATIONAL CONFERENCE ON COMPUTERS AND DEVICES FOR COMMUNICATION (CODEC 2009), 2009, : 53 - +
  • [49] VLSI implementation of multiplier design using reversible logic gate
    Nandhini, V.
    Sambath, K.
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2023, 115 (01) : 93 - 100
  • [50] Design of the Approved Low Power Energy Recovery Logic Circuit
    Shi, Jianying
    Li, Huiya
    Xu, Yanbin
    NANOTECHNOLOGY AND PRECISION ENGINEERING, PTS 1 AND 2, 2013, 662 : 851 - +