共 50 条
- [41] The Design of Multiplier in Integrated Circuit based on Low-power Algorithm ADVANCED DEVELOPMENT IN AUTOMATION, MATERIALS AND MANUFACTURING, 2014, 624 : 385 - 388
- [42] An Efficient Power Clock Generation Circuit for Complementary Pass-Transistor Adiabatic Logic Carry-Save Multiplier 2009 4TH INTERNATIONAL CONFERENCE ON COMPUTERS AND DEVICES FOR COMMUNICATION (CODEC 2009), 2009, : 92 - 95
- [43] A Probabilistic Boolean Logic for Energy Efficient Circuit and System Design 2010 15TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2010), 2010, : 615 - 622
- [44] Design and Analysis of Low Power, Area Efficient Skip Logic for CSKA Circuit in Arithmetic Unit 2018 CONFERENCE ON EMERGING DEVICES AND SMART SYSTEMS (ICEDSS), 2018, : 162 - 166
- [46] Ultra low power circuit design based on Adiabatic Logic 2014 TENTH INTERNATIONAL CONFERENCE ON INTELLIGENT INFORMATION HIDING AND MULTIMEDIA SIGNAL PROCESSING (IIH-MSP 2014), 2014, : 317 - 320
- [47] VLSI implementation of multiplier design using reversible logic gate Analog Integrated Circuits and Signal Processing, 2023, 115 : 93 - 100
- [48] Low-Power Sequential Circuit Using Single Phase Adiabatic Dynamic Logic 2009 4TH INTERNATIONAL CONFERENCE ON COMPUTERS AND DEVICES FOR COMMUNICATION (CODEC 2009), 2009, : 53 - +
- [50] Design of the Approved Low Power Energy Recovery Logic Circuit NANOTECHNOLOGY AND PRECISION ENGINEERING, PTS 1 AND 2, 2013, 662 : 851 - +