共 50 条
- [21] A CMOS adiabatic logic for low power circuit design PROCEEDINGS OF 2004 IEEE ASIA-PACIFIC CONFERENCE ON ADVANCED SYSTEM INTEGRATED CIRCUITS, 2004, : 348 - 351
- [22] Design of a Multiplier with Adaptive Hold Logic (AHL) circuit to reduce Aging Effects 2015 INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND SECURITY (ICCCS), 2015,
- [23] Design of a Multiplier with Adaptive Hold Logic (AHL) circuit to reduce Aging Effects 2015 INTERNATIONAL CONFERENCE ON COMPUTER, COMMUNICATION AND CONTROL (IC4), 2015,
- [24] Combinational circuit design using Nanomagnetic logic 2014 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2014,
- [25] A Design of PUF Circuit Using Adiabatic Logic 2024 IEEE THE 20TH ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, APCCAS 2024, 2024, : 595 - 598
- [26] Sequential Circuit Design with Bilayer Avalanche Spin Diode Logic NANOARCH'18: PROCEEDINGS OF THE 14TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES, 2018, : 49 - 50
- [27] Compact Modeling for Power Efficient Circuit Design 2018 48TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC), 2018, : 234 - 237
- [28] Design and implementation of XOR logic circuit based on generalized memristor EUROPEAN PHYSICAL JOURNAL-SPECIAL TOPICS, 2022, 231 (03): : 481 - 491
- [29] Design and Simulation of Low Power Dynamic Logic Circuit Using Footed Diode Domino Logic 2013 STUDENTS CONFERENCE ON ENGINEERING AND SYSTEMS (SCES): INSPIRING ENGINEERING AND SYSTEMS FOR SUSTAINABLE DEVELOPMENT, 2013,
- [30] VLSI design and implementation of an improved squaring circuit by combinational logic THIRTY-FIRST ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 1998, : 426 - 429