XPRESS: A cell layout generator with integrated transistor folding

被引：10
|
作者：
Gupta, A [1 ]
The, SC [1 ]
Hayes, JP [1 ]
机构：
[1] INTEL CORP,DESOGM TECHNOL DIV,SANTA CLARA,CA 95052
来源：
EUROPEAN DESIGN & TEST CONFERENCE 1996 - ED&TC 96, PROCEEDINGS | 1996年
关键词：
D O I：
10.1109/EDTC.1996.494331
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：393 / 400
页数：8
相关论文
共 50 条
  • [21] PULL UP TRANSISTOR FOLDING
    LI, WN
    SAHNI, S
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1990, 9 (05) : 512 - 521
  • [22] A fast algorithm for transistor folding
    Cheng, EYC
    Sahni, S
    VLSI DESIGN, 2001, 12 (01) : 53 - 60
  • [23] Layout generator with flexible grid assignment for area efficient standard cell
    Nishizawa, Shinichi
    Ishihara, Tohru
    Onodera, Hidetoshi
    IPSJ Transactions on System LSI Design Methodology, 2015, 8 : 131 - 135
  • [24] CLEO - A CMOS LAYOUT GENERATOR
    DOMIC, A
    LEVITIN, S
    PHILLIPS, N
    THAI, C
    SHIPLE, T
    BHAVSAR, D
    BISSELL, C
    1989 IEEE INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1989, : 340 - 343
  • [25] Optimal Transistor Placement Combined with Global In-cell Routing in Standard Cell Layout Synthesis
    Jo, Kyeongrok
    Kim, Taewhan
    2021 IEEE 39TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD 2021), 2021, : 517 - 524
  • [26] Optimised layout generator for microgyroscope
    Tay, FEH
    Li, SF
    Logeeswaran, VJ
    Ng, DCK
    MICROMACHINING AND MICROFABRICATION, 2000, 4230 : 119 - 127
  • [27] A GENERALIZED LAYOUT RULE GENERATOR
    SUGINO, M
    AKERS, LA
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (02) : 589 - 591
  • [28] TOPOLOGIZER: AN EXPERT SYSTEM TRANSLATOR OF TRANSISTOR CONNECTIVITY TO SYMBOLIC CELL LAYOUT.
    Kollaritsch, Paul W.
    Weste, Neil H.E.
    IEEE Journal of Solid-State Circuits, 1984, SC-20 (03) : 799 - 804
  • [29] Plan Layout Generator (PLG) A Rule-Based Plan Layout Generator for Mardin Houses
    Torus, Belinda
    Colakoglu, Birgul
    ECAADE 2009: COMPUTATION: THE NEW REALM OF ARCHITECTURAL DESIGN, 2009, : 425 - 430
  • [30] Transistor Layout Optimization for Leakage Saving
    Ryu, Myunghwan
    Kang, Yesung
    Kim, Youngmin
    2013 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2013, : 253 - 254
12345