XPRESS: A cell layout generator with integrated transistor folding

被引：10
|
作者：
Gupta, A [1 ]
The, SC [1 ]
Hayes, JP [1 ]
机构：
[1] INTEL CORP,DESOGM TECHNOL DIV,SANTA CLARA,CA 95052
来源：
EUROPEAN DESIGN & TEST CONFERENCE 1996 - ED&TC 96, PROCEEDINGS | 1996年
关键词：
D O I：
10.1109/EDTC.1996.494331
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：393 / 400
页数：8
相关论文
共 50 条
  • [31] Folding and Stretching a Thermoelectric Generator
    Rojas, Jhonathan Prieto
    Rehman, Mutee Ur
    Albettar, Mohammed Aieash
    Conchouso, David
    Arevalo, Arpys
    Singh, Devendra
    Fould, Ian
    Hussain, Muhammad M.
    MICRO- AND NANOTECHNOLOGY SENSORS, SYSTEMS, AND APPLICATIONS X, 2018, 10639
  • [32] An integrated method for cell layout problem using genetic algorithms
    Kazerooni, M
    Luong, LHS
    Abhary, K
    Chan, FTS
    Pun, F
    CAD/CAM ROBOTICS AND FACTORIES OF THE FUTURE, 1996, : 752 - 762
  • [33] TRANSISTOR GENERATOR OF NANOSECOND PULSES
    NIKOLAEV, EP
    PRIBORY I TEKHNIKA EKSPERIMENTA, 1974, (03): : 110 - 112
  • [34] A TRANSISTOR SYNCHRONIZING SIGNAL GENERATOR
    MYLES, JS
    REID, JN
    JOURNAL OF THE SMPTE-SOCIETY OF MOTION PICTURE AND TELEVISION ENGINEERS, 1961, 70 (10): : 822 - 828
  • [35] A TRANSISTOR LINEAR RAMP GENERATOR
    BANNISTER, WJ
    ELECTRONIC ENGINEERING, 1965, 37 (451): : 619 - +
  • [36] TUNABLE TRANSISTOR MICROWAVE GENERATOR
    ORLOV, SV
    RYZHKO, OV
    IVANOV, VN
    INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 1982, 25 (02) : 381 - 382
  • [37] TRANSISTOR GENERATOR FOR NANOSECOND PULSES
    KOLOTOV, OS
    POGOZHEV, VA
    INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 1982, 25 (05) : 1143 - 1144
  • [38] Post-layout transistor sizing for power reduction in cell-base design
    Hashimoto, M
    Onodera, H
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2001, E84A (11) : 2769 - 2777
  • [39] Post-layout transistor sizing for power reduction in cell-based design
    Hashimoto, M
    Onodera, H
    PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 359 - 365
  • [40] Transistor on capacitor (TOC) cell with quarter pitch layout for 0.13μm DRAMs and beyond
    Sato, M
    Ishibashi, S
    Kajiyama, T
    Sakuma, M
    Mizushima, I
    Tsunashima, Y
    Shoji, F
    Yano, H
    Nitayama, A
    Hamamoto, T
    2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, : 82 - 83
12345