XPRESS: A cell layout generator with integrated transistor folding

被引：10
|
作者：
Gupta, A [1 ]
The, SC [1 ]
Hayes, JP [1 ]
机构：
[1] INTEL CORP,DESOGM TECHNOL DIV,SANTA CLARA,CA 95052
来源：
EUROPEAN DESIGN & TEST CONFERENCE 1996 - ED&TC 96, PROCEEDINGS | 1996年
关键词：
D O I：
10.1109/EDTC.1996.494331
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：393 / 400
页数：8
相关论文
共 50 条
  • [41] TRANSISTOR GENERATOR FOR FEEDING OF INJECTION SEMICONDUCTOR QUANTUM GENERATOR
    KUSURGASHEV, SV
    PRIBORY I TEKHNIKA EKSPERIMENTA, 1975, (01): : 165 - 166
  • [42] Analog Layout Generator for CMOS Circuits
    Yilmaz, Ender
    Duendar, Guenhan
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (01) : 32 - 45
  • [43] TRANSISTOR CONFIGURATIONS IN INTEGRATED TRANSISTOR ANTENNAS
    RANGOLE, PK
    SAINI, SPS
    RADIO AND ELECTRONIC ENGINEER, 1975, 45 (03): : 95 - 104
  • [44] A visual GUI generator with customized layout
    Hu, GZ
    Song, MY
    INFORMATION REUSE AND INTEGRATION, 2001, : 80 - 85
  • [45] A LAYOUT GENERATOR FOR SCVS LOGIC BLOCKS
    SCHIELE, WL
    SCHWAFERTS, A
    JUST, KM
    AUER, E
    AEU-ARCHIV FUR ELEKTRONIK UND UBERTRAGUNGSTECHNIK-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 1990, 44 (02): : 114 - 125
  • [46] Integrated cell formation and layout problem considering multi-row machine arrangement and continuous cell layout with aisle distance
    Forghani, Kamran
    Mohammadi, Mohammad
    Ghezavati, Vahidreza
    INTERNATIONAL JOURNAL OF ADVANCED MANUFACTURING TECHNOLOGY, 2015, 78 (5-8): : 687 - 705
  • [47] Integrated cell formation and layout problem considering multi-row machine arrangement and continuous cell layout with aisle distance
    Kamran Forghani
    Mohammad Mohammadi
    Vahidreza Ghezavati
    The International Journal of Advanced Manufacturing Technology, 2015, 78 : 687 - 705
  • [48] Area-Optimal Transistor Folding for 1-D Gridded Cell Design
    Cortadella, Jordi
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2013, 32 (11) : 1708 - 1721
  • [49] Enclosed Layout Transistor with active region cutout
    Binzaid, Shuza
    Attia, John O.
    Schrimpf, Ron D.
    2008 IEEE REGION 5 CONFERENCE, 2008, : 153 - +
  • [50] TRANSISTOR SIZE OPTIMIZATION IN THE TAILOR LAYOUT SYSTEM
    MARPLE, D
    26TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, 1989, : 43 - 48
12345