A 14-bit 2.5 GS/s DAC based on Multi-Clock Synchronization

被引：0

作者：

Hou, Hegang ^{[1
]}

Wang, Zongmin ^{[1
]}

Kong, Ying ^{[1
]}

Peng, Xinmang ^{[1
]}

Guan, Haitao ^{[1
]}

Wang, Jinhao ^{[1
]}

Ren, Yan ^{[1
]}

机构：

[1] Beijing Microelect Technol Inst, Beijing, Peoples R China

来源：

PROCEEDINGS OF THE 2015 JOINT INTERNATIONAL MECHANICAL, ELECTRONIC AND INFORMATION TECHNOLOGY CONFERENCE (JIMET 2015) | 2015年 / 10卷

关键词：

Multi-clock synchronization; quad-switch; digital-to-analog converter;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

timing between the internal digital and analog domains. The quad-switch architecture is also adopted to mask the code-dependent glitches. The full-scale output current can be programmed over the 10mA to 30mA range, and the typical full-scale output current is 20mA. The device is manufactured on a standard 0.18um CMOS process and operates from 1.8V and 3.3V supplies.

引用

页码：939 / 944

页数：6

共 50 条

[31] Laser fine-tuneable deep-submicrometer CMOS 14-bit DAC
Marche, David
Savaria, Yvon
Gagnon, Yves
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2008, 55 (08) : 2157 - 2165
[32] 14-BIT DAC MATES WITH MU-PS, SETTLES IN LESS THAN 1 MU-S
BRUBAKER, J
BOYACIGILLER, Z
BRADSHAW, P
ELECTRONIC DESIGN, 1981, 29 (08) : 147 - 151
[33] Analysis and Design of a 14-bit SAR ADC using self-calibration DAC
Sun, Lei
Pun, Kong-Pang
Wong, Alex
2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 1267 - 1270
[34] A 14-bit intrinsic accuracy Q2 Random Walk CMOS DAC
Van der Plas, GAM
Vandenbussche, J
Sansen, W
Steyaert, MSJ
Gielen, GGE
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (12) : 1708 - 1718
[35] A 14-bit 8.9GS/s RF DAC in 40nm CMOS achieving >71dBc LTE ACPR at 2.9GHz
2016, Institute of Electrical and Electronics Engineers Inc., United States (2016-September):
[36] A 14-bit 6GS/s DAC Achieving >65dBc SFDR with Bilateral Output Impedance Compensation in 22nm CMOS
Xing, Xipeng
Huang, Qiji
Chen, Tinghua
Feng, Haigang
Wang, Zhongfeng
2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
[37] Design of a 6 bit 1.25 GS/s DAC for WPAN
Jung, Jaejin
Baek, Kwang-Hyun
Lim, Shin-Il
Kim, Suki
Kang, Sung-Mo
PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 2262 - +
[38] A 14-bit 500MS/s and 1GS/s Configurable Pipelined ADC with Background Calibration
Zhang, Yanhua
Yang, Lijie
Dang, Ruirui
Xu, Zhiwei
Song, Chunyi
2018 3RD IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM), 2018, : 308 - 312
[39] A 2.5V 14-bit ΣΔ CMOS-SOI capacitive accelerometer
Amini, BV
Pourkamali, S
Ayazi, F
2004 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 2004, 47 : 314 - 315
[40] A 14-Bit 4 GS/s Two-Way Interleaved Pipelined ADC With Aperture Error Tunning
Yang, Peilin
Li, Fule
Wang, Zhihua
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (06) : 2961 - 2965

← 1 2 3 4 5 →