Design of a 6 bit 1.25 GS/s DAC for WPAN

被引：7

作者：

Jung, Jaejin ^{[1
,4
]}

Baek, Kwang-Hyun ^{[2
]}

Lim, Shin-Il ^{[3
,4
]}

Kim, Suki ^{[1
]}

Kang, Sung-Mo ^{[4
]}

机构：

[1] Korea Univ, Sch Elect Engn, Seoul, South Korea

[2] Chung Ang Univ, Sch Elect & Elect Engn, Seoul, South Korea

[3] Seokyeong Univ, Dept Comp Engn, Seoul, South Korea

[4] Univ Calif, Sch Engn, Merced, CA 95343 USA

来源：

PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10 | 2008年

关键词：

D O I：

10.1109/ISCAS.2008.4541904

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper describes a 6 bit 1.25GS/s DAC for WPAN transceivers. The proposed DAC is designed with a current steering segmented 2+4 architecture to achieve low power consumption and a small die area. A master-slave deglitch circuit and regulated cascode current sources are proposed to improve the dynamic performance of the DAC. The DAC, implemented in a 0.18um CMOS technology, shows a SFDR of 49.4dB at the output signal of 551MHz. The prototype DAC consumes 6mW for a Nyquist sinusoidal output signal at a sampling rate of 1.25GHz with the supply voltage of 1.8V. The active area of the chip is 0.0576mm(2).

引用

页码：2262 / +

页数：2

共 50 条

[1] A 6-bit 4 GS/s pseudo-thermometer segmented CMOS DAC
Song Yijun
Li Wenyuan
JOURNAL OF SEMICONDUCTORS, 2014, 35 (06)
[2] A 130 net CMOS 6-bit Full Nyquist 3 GS/s DAC
Wu, Xu
Palmers, Pieter
Steyaert, Michiel S. J.
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (11) : 2396 - 2403
[3] A 6-bit 4 GS/s pseudo-thermometer segmented CMOS DAC
宋毅珺
李文渊
Journal of Semiconductors, 2014, 35 (06) : 127 - 131
[4] A 6-bit 5GS/s Pseudo-Thermometer Segmented CMOS DAC
Li Wen-yuan
Song Yi-jun
APPLIED SCIENCE, MATERIALS SCIENCE AND INFORMATION TECHNOLOGIES IN INDUSTRY, 2014, 513-517 : 4585 - 4588
[5] A 1 V 6-bit 2.4 GS/s Nyquist CMOS DAC for UWB Systems
Kim, Bong Chan
Cho, Min-Hyung
Kim, Yi-Gyeong
Kwon, Jong-Kee
2010 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST (MTT), 2010, : 912 - 915
[6] A 130 nm CMOS 6-bit full Nyquist 3GS/s DAC
Palmers, Pieter
Wu, Xu
Steyaert, Michiel
2007 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 348 - 351
[7] A 2 GS/s, 6-bit DAC for UWB Applications In 0.18 μm CMOS Technology
Zhang, Yi
Liu, Zhonghua
Zhang, Changchun
Guo, Yufeng
Zhang, Ying
Li, Xiaopeng
Zhang, Youtao
Gao, Hao
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2019, 19 (06) : 517 - 526
[8] A 12-Bit 1.25-GS/s DAC in 90 nm CMOS With > 70 dB SFDR up to 500 MHz
Tseng, Wei-Hsin
Fan, Chi-Wei
Wu, Jieh-Tsorng
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (12) : 2845 - 2856
[9] A 32-GS/s 6-bit Double-Sampling DAC in InP HBT Technology
Nagatani, Munehiko
Nosaka, Hideyuki
Yamanaka, Shogo
Sano, Kimikazu
Murata, Koichi
2009 ANNUAL IEEE COMPOUND SEMICONDUCTOR INTEGRATED CIRCUIT SYMPOSIUM - 2009 IEEE CSIC SYMPOSIUM, TECHNICAL DIGEST 2009, 2009, : 169 - 172
[10] A 6GS/S 8-Bit Current Steering DAC with Optimized Current Switch Drive
Li, Wenyuan
Zhang, Juan
Sun, Chuyang
PROCEEDINGS OF THE 7TH INTERNATIONAL JOINT CONFERENCE ON PERVASIVE AND EMBEDDED COMPUTING AND COMMUNICATION SYSTEMS (PECCS), 2017, : 71 - 75

← 1 2 3 4 5 →